Table of Contents
...................................................................................................
.........................................................................................
2.1.1 PXIe-2722G3 Backplane Architecture
...................................................
2.1.2 PXIe-2722G2 Backplane Architecture
...................................................
...........................................................................
.......................................................................................
.......................................................................................
..........................................................................................
2.1.7 System Reference Clock and Synchronization Signal
....................................................................................................
................................................................................................
2.2.3 System Synchronization Clock
.............................................................
2.2.4 Physical and Enviornment
...................................................................
..................................................................................
....................................................................................
..........................................................................................
............................................................................................
2.4.3 Inhibit/Voltage Monitoring DB-9 Connector
.......................................
.......................................................................................
...........................................................................................
...............................................................................
.............................................................................................
Chassis Cooling Considerations
......................................................................
2.5.1 PXI/PXIe Modules Cooling
...................................................................
..........................................................................
........................................................................................
......................................................................................
3.2.1 PXIe-2722G3 PCIe Bus Throughput
.....................................................
3.2.2 PXIe-2722G2 PCIe Bus Throughput
.....................................................
...........................................................................................
.....................................................................................
..........................................................................
Chassis environment monitoring in JYDM
.....................................................
Chassis cooling control in JYDM
.....................................................................
Summary of Contents for PXIe-2722
Page 1: ...PXIe 2722 Chassis User Manual User Manual Version V1 0 2 Revision Date Nov 8 2021...
Page 11: ...PXIe 2722 Chassis jytek com 7 Figure 6 System Reference Clock Default Behavior...
Page 12: ...PXIe 2722 Chassis jytek com 8 Specifications 2 2 1 Basic Table 3 Basic Specification...
Page 13: ...PXIe 2722 Chassis jytek com 9 2 2 2 Electrical...
Page 17: ...PXIe 2722 Chassis jytek com 13 Figure 9 Right Side View Figure 10 Rear View...
Page 18: ...PXIe 2722 Chassis jytek com 14 Figure 11 Top View...
Page 19: ...PXIe 2722 Chassis jytek com 15 Figure 12 Bottom View...
Page 29: ...PXIe 2722 Chassis jytek com 25 Figure 22 PCI Bus Throughput for segment 1...
Page 30: ...PXIe 2722 Chassis jytek com 26 Figure 23 PCI Bus Throughput for segment 2...
Page 31: ...PXIe 2722 Chassis jytek com 27 Figure 24 PCI Bus Throughput for segment 3...
Page 33: ...PXIe 2722 Chassis jytek com 29...
Page 36: ...PXIe 2722 Chassis jytek com 32...
Page 38: ...PXIe 2722 Chassis jytek com 34 Compatibility test...
Page 39: ...PXIe 2722 Chassis jytek com 35...
Page 40: ...PXIe 2722 Chassis jytek com 36 Table 14 Compatibility test...
Page 48: ...PXIe 2722 Chassis jytek com 44 Figure 36 Trigger Bus Routing Control...
Page 50: ...PXIe 2722 Chassis jytek com 46 Figure 39 NI MAX GUI display JYTEK chassis and modules...