![background image](http://html1.mh-extra.com/html/jai/cm-040mcl-ra/cm-040mcl-ra_user-manual_3225264024.webp)
CM-040MCL /-RA / CB-040MCL /-RA
21
LVAL sync timing
Fig.24 Pulse width control LVAL sync.
LVAL async timing
Fig.25 Pulse Width control LVAL async
PWC LVAL ASYNC
μ s± 1μ s
Trigger
1L(min)
1L
CCD Exposure
EEN
Exposure
FVAL
( Full : 82.3 us
~
110 us
V Binning : 90 us
~
120 us )
3L
~
4L
When the trigger is input during FVAL LOW period,
LVAL aSYNC is automatically set.
3.05