IWILL P55XPLUS, Manual

Page: 55 / 69

55
X s u l P
T M
Enabled Video BIOS access cached
Disabled Video BIOS access not cached
Disabled is the default.
PCI and IDE Configuration
Bit I/O Recovery Time
The recovery time is the length of time, measured in CPU clocks, which the system will
delay after the completion of an input/output request. This delay takes place because
the CPU is operating so much faster than the input/output bus that the CPU must be
delayed to allow for the completion of the I/O.
This item allows you to determine the recovery time allowed for 8 bit I/O. Choices are
from NA, 1 to 8 CPU clocks.
1 clock is the default.
Bit I/O Recovery Time
This item allows you to determine the recovery time allowed for 16 bit I/O. Choices
are from NA, 1 to 4 CPU clocks.
1 clock is the default.
Memory Hole At 15M-16M
In order to improve performance, certain space in memory can be reserved for ISA
cards. This memory must be mapped into the memory space below 16 MB.
Enabled Memory hole supported.
Disabled Memory hole not supported.
Disabled is the default.
Peer Concurrency
Peer concurrency means that more than one PCI device can be active at a time.
Enabled Multiple PCI devices can be active.
Disabled Only one PCI device can be active at a time.
Enabled is the default.
Chipset Special Features
When disabled, the chipset behaves as if it were the earlier
DRAM ECC/PARITY Select
This item allows you to select between two methods of DRAM error checking, ECC
and Parity (default).