REL0.2
Page 11 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ult MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2.
ARCHITECTURE AND DESIGN
This section provides detailed information about the Zynq Ult MPSoC (ZU11/17/19EG) Development platform
carrier board features with high level block diagram and detailed information about each block.
2.1
Zynq Ult MPSoC (ZU11/17/19EG) SOM Carrier Board Block Diagram
Zy
n
q
U
ltr
as
ca
le
+
M
P
SoC
SOM
SO
M
H
ig
h
S
p
e
e
d
Bo
ar
d
t
o
Bo
ar
d
C
o
n
e
n
ct
o
r1
(
2
4
0
p
in
)
SO
M
H
ig
h
S
p
e
e
d
Bo
ar
d
t
o
Bo
ar
d
C
o
n
e
n
ct
o
r2
(
2
4
0
p
in
)
Zynq Ult MPSoC SOM Carrier Board Block Diagram
Power Jack
(12V)
Debug UART
UART to USB
converter
Power
Regulators
USB MicroAB
Connector1
Debug Port
Power to
Peripherals
20Pin PS IO
Header
UART, SPI, CAN2, I2C & GPIOs
Power
Regulator
5V
12V
USB MicroAB
Connector2
USB2.0 OTG
SD
Connector
SD (4bit)
CAN
Header
CAN
Transceiver
CAN x 1
CAN0
14Pin JTAG
Header
JTAG
RJ45
Magjack1
Gigabit Ethernet
RJ45
Magjack2
Ethernet
PHY
Gigabit Ethernet
RGMII from
GEM3
FPGA IOs (up to 29LVDS)
FPGA CLKIN (5pairs)
FPGA CLKOUT (2pairs)
FMC+
Connector ¹
Pmod
Connector1
Pmod
Connector2
FPGA IOs x 8 (I2C/SPI/UART/GPIOs)
FPGA IOs x 8 (I2C/SPI/UART/GPIOs)
RTC Coin cell
Holder
3V
FMC
Connector
Note:
¹ These interfaces can be used only with ZU11/17/19EG based SOM
² By default, 12G SDI IN/OUT is supported. Optionally, 3G SDI IN/OUT can be supported on request.
SO
M
U
lt
ra
H
ig
h
S
p
e
e
d
Bo
ar
d
t
o
Bo
ar
d
C
o
n
e
n
ct
o
r3
(
2
4
0
p
in
)
SO
M
U
ltra
H
ig
h
Sp
ee
d
B
o
ar
d
to
B
o
ar
d
C
o
n
n
ec
to
r4
(
80
p
in
)
GTH High Speed Transceivers x 8channels
GTY High Speed Transceivers x 8channels
GTY High Speed Transceivers x 4channels
GTY High Speed Transceivers x 4channels
SFP+
Connector
GTH High Speed
TXVR x 1
GTH High Speed Transceivers x 8channels
FPGA IOs (up to 09LVDS)
FPGA CLKIN (2pairs)
FPGA CLKOUT (4pair)
FPGA IOs (up to 1SE)
GTH High Speed Transceivers
x 2channels from Bank227
USB TypeC
Connector
M.2 SATA
Connector
DP
Connector
2:1
Mux/DeMux
2:1
Mux/DeMux
2:1
Mux/DeMux
2:1
Mux/DeMux
PCIe x4
Connector
GTR Transceiver x 1
from GTR3
GTR Transceiver x 1
SATA
USB3.0
DP
DP
PCIe x 4
GTR Transceiver x 1
GTR Transceiver x 1
from GTR2
To GTY/GTH/GTR Transceiver Banks
Clock
Generators
SDI Video In
BNC Jack
SDI Video Out
BNC Jack
3G/12G Cable
Driver
²
3G/12G Cable
Equalizer ²
SDI¹
SDO¹
FPGA IOs, FPGA CLKIN/CLKOUT
GTH High Speed TXVR x 2channels (2-FMC)
GTR Transceivers x 2channels (1-USB3.0,1-SATA)
FireFly (x4)
Connector ¹
QSFP
Connector1
(25Gbpsx4) ¹
GTH High Speed Transceivers x 8channels (8
–
FMC+)
GTH High Speed Transceivers x 1channel
FPGA IOs, FPGA CLKIN/CLKOUT
RGMIIx1
CANx2
GTH High Speed Transceivers x 8channels
from Bank228,230
HDMI
Input
HDMI Level
Shifter &
Re-Timer
HDM
Output
GTH High Speed Transceivers x 3channels
GTH High Speed
Transceivers
x 3channels
Bank
226
Bank
224,225
Bank
227
CH2
CH3
CH0
&1
Bank
129,130
Bank 128
Bank 131
Bank
228
230
Bank
229,231
Bank
93,94
CAN
GEM3
GTR0
GTR1
GTR2,3
BANK-
67,68
Bank-68
Bank-68
GEM0
UART0
USB0
SD
JTAG
UART1,
SPI,CAN
1,I2C,
GPIO
SMA
Connector
GTH High Speed Transceivers x 1channels(TX)
Figure 1: Zynq Ult MPSoC (ZU11/17/19EG) SOM Carrier Board Block Diagram
