background image

1

2

3

4

56

A

B

C

D

6

5

4

3

2

1

D

C

B

A

DWG No.

Rev

Sheet

Drawn by

Date

Si

ze

USB930HxA

DBD A

d

apter Bd.

FCSM No.

A

lthoug

h Intel

 has veri

fi

ed thi

s desi

gn

 to be functi

onal

,

Intel

 assumes no responsi

b

ili

ty for any errors whi

ch may

appear i

n

 the desi

gn

.  Intel

 reserves the ri

ght to modi

fy

thi

s desi

gn

 wi

thout noti

ce.

Intel

 Corporati

on

1

CEG System Eng

ineeri

ng

 Boards and A

S

ICs

5000 W.

 Chandl

er Bl

vd.

Chandl

er,

 A

Z

 85226

0001

A

11:

13:

33

2-A

pr-1997 

B

HELSSOC.

SCH

CMJ

of

2

F

ile

P

2

.[0:

7]

P

0

.[0:

7]

P0

.0

P0

.1

P0

.2

P0

.3

P0

.4

P0

.5

P0

.6

P0

.7

P3

.0

P3

.1

P3

.2

P3

.3

P3

.4

P3

.5

P3

.6

P3.7

P1.0

P1.1

P1.2

P1.3

P1.4

P1.5

P1.6

P1.7

RESET

NC

1

GND

4

OUT

5

VC

C

8

U1

12.

000 MHz

Cl

ock Osc.

Y1

12.

000 MHz

C1

30 pF

C2

30 pF

P5

V

1

2

JW1

P5

V

CLK12MHZ

1

TP1

1

TP2

P

LLSEL2

C3

0.

1 uF

1

3

2

JW2

P2.0

P2.1

P2.2

P2.3

P2.4

P2.5

P2.6

P2.7

C7

1 uF

ECA

P

P

S

EN*

AL

E

EA

*

EA

*

AL

E

P

S

EN*

P

3

.[0:

7]

P

1

.[0:

7]

RESET

1

TP3

C4

0.

1 uF

C5

0.

1 uF

C6

0.

1 uF

XT

A

L

1

XT

A

L

2

P5

V

DP

4

DM4

DP

1

DM1

DP

0

DP

3

DM0

DM3

DM2

DP

2

DP

1

DM1

DP

0

DM0

DP

3

DM3

DP

2

DM2

C8

10 uF

P5

V

AVC

C

AVC

C

DP

4

DM4

UP

WEN*

UP

WEN*

A15/P2.7

2

Vss

1

A14/P2.6

3

A13/P2.5

4

A12/P2.4

5

A11/P2.3

6

A10/P2.2

7

A9/P2.1

8

A8/P2.0

9

A

D7/P

0.

7

10

A

D6/P

0.

6

11

A

D5/P

0.

5

12

A

D4/P

0.

4

13

A

D3/P

0.

3

14

A

D2/P

0.

2

15

A

D1/P

0.

1

16

A

D0/P

0.

0

17

V

ssp

18

V

ccp

19

P

3

.0/RXD

20

P

3

.1/T

XD

21

P

3

.2/INT

0#

22

P

3

.3/INT

1#

23

P

3

.4/T

0

24

P

3

.5/T

1

25

P

3

.6/WR#

26

A16/P3.7/RD#

27

P1.0/T2

28

P1.1/T2EX

29

P1.2/ECI

30

P1.3/CEX0

31

P1.4/CEX1

32

P1.5/CEX2

33

P1.6/CEX3/WAIT#

34

A17/P1.7/CEX4/WCLK

35

Vcc

36

Vss

37

XTAL1

38

XTAL2

39

AVcc

40

RESET

41

PLLSEL1

42

PLLSEL2

43

P

LLSEL0

44

DM2

45

DP

2

46

Reserved

47

DM3

48

DP

3

49

SOF#

50

V

ccp

51

V

ssp

52

ECA

P

53

DM0

54

DP

0

55

Reserved

56

DM1

57

DP

1

58

DM5

59

DP

5

60

OVRI#

61

UPWEN#

62

Reserved

63

Reserved

64

PSEN#

65

ALE

66

EA#

67

Vcc

68

U2

H

ELS

IN

K

I

1

3

2

JW3

1

3

2

JW4

P

LLSEL1

P

LLSEL0

P

LLS

EL2

  P

LLS

EL1

  P

LLS

EL0

   U

S

B

 d

at

a r

at

e  C

or

e f

re

qu

en

cy

     X

T

A

L

1

   2

-3

            2

-3

            1

-2

             1

.5

 M

bp

s          3

 M

H

z               6

 M

H

z

   1

-2

            2

-3

            2

-3

             1

.5

 M

bp

s          6

 M

H

z              1

2 M

H

z

   1

-2

            1

-2

            2

-3

             1

2 M

bp

s           1

2 M

H

z            1

2 M

H

z

OV

RI*

OV

RI*

SOF*

SOF*

AVC

C

C9

0.

1 uF

Summary of Contents for USB930HxADBD

Page 1: ...USB930HxADBD Adapter Board User s Manual April 1997 ...

Page 2: ...of any patent copyright or other intellectual property right Intel products are not intended for use in medical life saving or life sustaining applications Intel retains the right to make changes to specifications and product descriptions at any time without notice Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order Th...

Page 3: ...t Print 5 4 2 External Clock Oscillator Crystal 5 4 3 Test Points 6 4 4 Jumpers 6 4 5 Evaluation Board Interface 6 4 6 Serial Communications 6 4 6 1 Using the External Serial Port 7 4 6 2 Using the Internal Serial Port 7 5 0 8X930XX ADAPTER BOARD SCHEMATICS 7 FIGURES 8X930 MICROCONTROLLER LOCATION 2 ADAPTER BOARD ORIENTATION 3 EPROM ORIENTATION 4 ADAPTER BOARD LAYOUT 5 ...

Page 4: ...valuation Board Rev B only 2 0 INSTALLATION 2 1 Installing the Adapter Board 1 Remove the 8x930Ax device installed on the 8x930 Family USB Evaluation Board Rev B from the U3 socket prior to installing the adapter board Refer to Figure 1 for the location of socket U3 2 Place the adapter on the evaluation board ensuring that the connectors are properly aligned and press the adapter onto the evaluati...

Page 5: ...0 INT1 INT SOF UPSTREAM PORT 2 RP5 RP2 RP1 U6 U5 Page Non Page JW15 JW14 JW8 P5V A12 SOCKET B U2 U14 U7 JW16 TP 19 TP 18 DM4 DP4 TP 17 TP 16 DM3 DP3 TP 15 TP 14 GND TP2 Port1 5 Port2 Port3 Port4 JW21 1 39 40 2 TP8 U9 U4 Q1 JW4 TP4 TP5 Y1 TP9 JW17 U16 TP10 TP7 TP11 JW18 JW13 JW6 JW5 JW2 JW7 TP6 Socket Justify 1 1 1 2 1 2 2 3 12 MHz 12 1 2 2 3 2 3 6 MHz 1 5 2 3 2 3 1 2 3 MHz 1 5 PLL2 PLL1 PLL0 Data ...

Page 6: ... U5 Page Non Page JW15 JW14 JW8 P5V A12 SOCKET B U2 U14 U7 JW16 TP 19 TP 18 DM4 DP4 TP 17 TP 16 DM3 DP3 TP 15 TP 14 GND TP2 Port1 5 Port2 Port3 Port4 JW21 1 39 40 2 TP8 U9 U4 Q1 JW4 TP4 TP5 Y1 TP9 JW17 U16 TP10 TP7 TP11 JW18 JW13 JW6 JW5 JW2 JW7 TP6 Socket Justify 1 1 1 2 1 2 2 3 12 MHz 12 1 2 2 3 2 3 6 MHz 1 5 2 3 2 3 1 2 3 MHz 1 5 PLL2 PLL1 PLL0 Data Freq PLL1 PLL2 JW12 PLL0 JW10 JW11 A12 JW9 TP...

Page 7: ... A can accept either a 32K 64K or 128K EPROM Because of this when you install the 32K EPROM provided by Intel there will be four holes left open by the notch See Figure 3 for the correct orientation of the EPROM Figure 3 EPROM Orientation 8x930 Family EVAL BD REV B SRA SOCKET A U1 A5528 01 P12V JW3 1 P5 49 50 I O Expansion S1 RP3 U13 U12 U11 JW19 INT0 JW20 INT1 INT SOF 2 RP5 RP2 RP1 U6 U5 Page Non...

Page 8: ...to use the internal oscillator of the 8x930Hx and also contains a clock oscillator that produces an independent external clock source for the 8x930Hx Only one clock source can be used at a time By default the clock oscillator is used and the crystal and capacitor are not populated To use the internal oscillator you must cut Jumper JW1 and install the appropriate crystal and capacitor A5526 01 3 3 ...

Page 9: ...he 8x930 Family Evaluation Board Rev B through two 40 pin female headers The headers are surface mounted on the solder side of the board The interface is duplicated physically and electrically on the component side of the board to allow probing access 4 6 Serial Communications The adapter board contains the new 8x930Hx USB chip This device has a default start up inter nal frequency of 3 MHz You ca...

Page 10: ...t the UARTC switch to the ON position When using this port you can set or clear the LC bit using the SETB and CLR instructions There are no restrictions to your code 4 6 2 Using the Internal Serial Port The use of the internal serial port to communicate with the debugger is not recommended When you use this serial port the baud rate is fixed at 9600 you must set the debugger software to use the sa...

Page 11: ...USB930HXADBD ADAPTER BOARD USER S GUIDE 8 ...

Page 12: ...1 33 35 37 39 J7 DP0 DM0 DP1 DM1 DP3 DP2 DM3 DM2 EA ALE PSEN P5V P5V RESET P2 7 P2 6 P2 5 P2 4 P2 2 P2 0 P2 3 P2 1 P0 7 P0 5 P0 6 P0 4 P0 2 P0 0 P0 3 P0 1 P3 0 P3 2 P3 4 P3 6 P3 1 P3 3 P3 5 P3 7 P1 0 P1 2 P1 4 P1 6 P1 1 P1 3 P1 5 P1 7 OVRI SOF UPWEN 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 J6 P2 7 P2 6 P2 5 P2 4 P2 2 P2 0 P2 3 P...

Page 13: ...0 1 uF XTAL1 XTAL2 P5V DP4 DM4 DP1 DM1 DP0 DP3 DM0 DM3 DM2 DP2 DP1 DM1 DP0 DM0 DP3 DM3 DP2 DM2 C8 10 uF P5V AVCC AVCC DP4 DM4 UPWEN UPWEN A15 P2 7 2 Vss 1 A14 P2 6 3 A13 P2 5 4 A12 P2 4 5 A11 P2 3 6 A10 P2 2 7 A9 P2 1 8 A8 P2 0 9 AD7 P0 7 10 AD6 P0 6 11 AD5 P0 5 12 AD4 P0 4 13 AD3 P0 3 14 AD2 P0 2 15 AD1 P0 1 16 AD0 P0 0 17 Vssp 18 Vccp 19 P3 0 RXD 20 P3 1 TXD 21 P3 2 INT0 22 P3 3 INT1 23 P3 4 T0 ...

Reviews: