![Intel 82540EP Datasheet Download Page 21](http://html1.mh-extra.com/html/intel/82540ep/82540ep_datasheet_2072041021.webp)
Networking Silicon — 82540EP
Datasheet
15
3.6
Test Interface Signals
3.7
Power Supply Connections
3.7.1
Digital Supplies
3.7.2
Analog Supplies
Symbol
Type
Name and Function
JTAG_TCK
I
JTAG Clock.
JTAG_TDI
I
JTAG TDI.
JTAG_TDO
O
JTAG TDO.
JTAG_TMS
I
JTAG TMS.
JTAG_
TRST#
I
JTAG Reset.
This is an active low reset signal for JTAG. This signal should be
terminated using a pull-down resistor to ground. It must not be left unconnected.
TEST
I
Factory Test Pin.
CLKVIEW
O
Clock View.
Output for GTX_CLK and RX_CLK during IEEE PHY conformance testing.
The clock is selected by register programming.
Symbol
Type
Name and Function
VDDO
P
3.3 V I/O Power Supply.
DVDD
P
1.5 V Digital Core Power Supply.
Symbol
Type
Name and Function
AVDDH
P
3.3 V Analog Power Supply.
AVDDL
P
2.5 V Analog Power Supply.