![IEI Technology WAFER-PV-N4552 User Manual Download Page 94](http://html1.mh-extra.com/html/iei-technology/wafer-pv-n4552/wafer-pv-n4552_user-manual_4141274094.webp)
WAFER-PV-D5252/D4252/N4552 SBC
Page 82
5.4.1 Host Bridge
Use the
Host Bridge
menu (
) to configure the host bridge chipset.
Aptio Setup Utility – Copyright (C) 2010 American Megatrends, Inc.
Chipset
******* Memory Information ********
Memory Frequency
667 Mhz
Total Memory
2048 MB
DIMM#0 2048
MB
DIMM#1 Not
present
Config On Chip VGA
Settings
---------------------
: Select Screen
: Select Item
Enter
Select
F1 General
Help
F2 Previous
Values
F3 Optimized
Defaults
F4 Save
ESC Exit
Version 2.02.1205. Copyright (C) 2010 American Megatrends, Inc.
BIOS Menu 14:Host Bridge Configuration
Summary of Contents for WAFER-PV-N4552
Page 13: ...WAFER PV D5252 D4252 N4552 SBC Page 1 Chapter 1 1 Introduction...
Page 17: ...WAFER PV D5252 D4252 N4552 SBC Page 5 Figure 1 4 Dimensions with Heatsink mm...
Page 21: ...WAFER PV D5252 D4252 N4552 SBC Page 9 Chapter 2 2 Packing List...
Page 25: ...WAFER PV D5252 D4252 N4552 SBC Page 13 Chapter 3 3 Connector Pinouts...
Page 52: ...WAFER PV D5252 D4252 N4552 SBC Page 40 Chapter 4 4 Installation...
Page 72: ...WAFER PV D5252 D4252 N4552 SBC Page 60 Chapter 5 5 BIOS...
Page 103: ...WAFER PV D5252 D4252 N4552 SBC Page 91 Appendix A A BIOS Options...
Page 106: ...WAFER PV D5252 D4252 N4552 SBC Page 94 Appendix B B Terminology...
Page 110: ...WAFER PV D5252 D4252 N4552 SBC Page 98 Appendix C C Digital I O Interface...
Page 113: ...WAFER PV D5252 D4252 N4552 SBC Page 101 Appendix D D Hazardous Materials Disclosure...