![background image](http://html.mh-extra.com/html/huawei/mu509-65/mu509-65_hardware-manual_167901036.webp)
HUAWEI MU509-65 HSDPA LGA Module
Hardware Guide
Description of the Application Interfaces
Issue 01 (2016-04-08)
Huawei Proprietary and Confidential
Copyright © Huawei Technologies Co., Ltd.
36
It is recommended to set the pins related to UART interface as test points on the DTE board
for debugging.
The maximum level of UART interface signals is 2.9 V. If these signals are connected to a
host with 3.3 V level, a level conversion circuit is required.
Make sure that the level of the UART signals are 0 V before MU509-65 module is powered
on to avoid the wind blow in which may cause the module cannot work properly.
The level of RS-232 Transceivers must match that of the MU509-65 module.
Regardless of the connection modes, when there is no data transmitted on the UART, the
host should set the RX pin of the module's UART to low level so that the module can enter
sleep mode. Otherwise, UART always votes to stop the module from entering sleep mode.
3.6 USB Interface
The MU509-65 is compliant with USB 2.0 full speed protocol. Figure 3-19 shows the
circuit of the USB interface.
Table 3-10
Definition of the USB interface
Pin
No.
Pin Name
Pad
Type
Description
Parameter Min. (V)
Typ. (V) Max. (V)
85
USB_DM
I/O
USB Data
–
-
-
-
-
86
USB_DP
I/O
USB Data +
-
-
-
-
According to USB protocol, for bus timing or electrical characteristics of MU509-65
USB signal please refer to the chapter 7.3.2 of
Universal Serial Bus Specification 2.0.
Figure 3-19
Recommended circuit of USB interface