CHAPTER 5 Partitioning
5.11 Home SB
97
CA92344-0534-07
Each IOU from the SB can be connected to a bandwidth of 16 lanes through the PCI Express switch.
Moreover, the input (side (8 lanes) of IOU_1G can connect only to the first half of 16 lanes.
Remarks
Since the structure of the PCI bus tree can be maintained even when the mounting locations of the
SB/Memory Scale-up Board and IOU change, the I/O path other than CPU0 of the Home SB (the SB where
PCH is operating) will be disabled.
For details on IOU_1GbE and IOU_10GbE, see ‘
FIGURE 5.5 Conceptual diagram of Flexible I/O
5.11 Home SB
Of the SBs making up a partition, the SB that enables the PCI Interface of CPU # 0 and Legacy of PCH is
called the Home SB.
Each partition always contains one Home SB.
Selecting the Home SB
-
PRIMEQUEST 2400E3/2800E3/2400E2/2800E2/2400E/2800E
However, there may be instances when an SB having a smaller number than the Home SB is added
using the DR function, and when the Home SB is not necessarily the SB of the smallest physical number.
To find out which SB is the Home SB, please check with the MMB Web-UI.
The setting of the Home SB during an SB degradation /Reserved SB operation is as follows.
-
When the Home SB is degraded, the SB with the smallest number among the remaining SBs
becomes the Home SB.
-
If an SB other than the Home SB is degraded, the Home SB does not change
-
When switching the Home SB with the Reserved SB, the SB with the smallest number among the
remaining SBs and the Reserved SB is considered as the Home SB.
-
PRIMEQUEST 2800B3/2800B2/2800B
SB#0 is the Home SB. The Home SB cannot be selected and it can be seen which SB is the Home SB
by MMB Web
Home SB function
Unlike the other SBs, the following functions are enabled on the Home SB.
-
Legacy I / O
Since the Legacy I/O function is enabled, only the USB ports and VGA port of the Home SB are
available for use
-
Reference clock source
The clock source of the Home SB becomes the clock source in the partition
