34
Chapter 3 BIOS Description
NF3250K8AA/NF3250GK8AA Series User Manual
v
Max Memclock (Default: Auto)
When it is set to Manual in
“
DDR Timing Setting by
”
, user can place an Artificial
memory clock limit on the system. Memory is prevented from running faster
than this frequancy. The available setting values are: 100, 133, 166, 200, Auto.
v
1T/2T Memory Timing (Default: Auto) (optional)
This setting controls the SDRAM command rate. Selecting [Auto] allows SDRAM
signal controller to run at 1T (T=clock cycles) rate. Selecting [1T] makes SDRAM
signal controller run at 2T rate. 1T is faster than 2T. The available setting values
are: 1T, 2T, Auto.
v
CAS# Latency (Default: Auto)
This option controls the CAS latency, which determines the timing delay (in
clock cycles) before SDRAM starts a read command after recerving it. The
available setting values are: Auto, 2.0, 2.5, 3.0.
v
RAS# to CAS# delay (Trcd) (Default: Auto)
When DRAM is refreshed, both rows and columns are addressed separately.
This setup item allows you to determine the timing of the transition from RAS
(row address strobe) to CAS (column address strobe). The less the clock
cycles, the faster the DRAM performance. The available setting values are:
Auto, 2-7.
DRAM Configuration Menu
