
PRESCALER AND SYNTHESIZER
Integrated circuit U402 is the heart of the synthesizer. It
contains the necessary frequency dividers and control cir-
cuitry to synthesize output frequencies by the technique of
dual modulus prescaling. U402 also contains an analog
sample and hold phase detector and a lock detector circuit.
Within the synthesizer (U402) are three programmable di-
viders which are loaded serially using the CLOCK, DATA,
and ENABLE inputs (pins 11, 12, and 13 respectively). A
serial data stream (DATA) on pin 12 is shifted into internal
shift registers by low to high transitions on the clock input
(CLOCK) at pin 11. A logic high (ENABLE) on pin 13 then
transfers the program information from the shift registers to
the divider latches.
The reference signal is applied to U402 pin 2 and divided by
the "R" divider. This divides the reference signal down to a
divided reference frequency (F
r
). The typical reference fre-
quency is 12.8 MHz and the typical divided reference fre-
quency is 6.25 kHz providing for synthesizer steps of 6.25
kHz for use with both 12.5 kHz and 25 kHz channel spacing.
Other channel spacings are possible by providing proper
programming.
The "A" and "N" dividers process the loop feedback signal
provided by the VCO (by way of the dual modulus prescaler
U401). The output of the "N" divider is a divided version of
the VCO output frequency (F
v
).
Synthesizer U402 also contains logic circuitry to control the
dual modulus prescaler U401. If the locked synthesizer
output frequency is 450 MHz. The prescaler output nomi-
nally will be equal to 3.515625 MHz (450 MHz/128). This
frequency is further divided down to F
v
by the "N" divider
in U402. F
v
is then compared with F
r
in the phase detector
section.
The phase detector output voltage is proportional to the
phase difference between F
v
and F
r
. This phase detector
output serves as the loop error signal. This error signal
voltage tunes the VCO to whatever frequency is required to
keep F
v
and F
r
locked (in phase).
LOOP BUFFER AMPLIFIERS AND LOOP
FILTER
The error signal provided by the phase detector output is
buffered by operational amplifiers (op-amp) U501A and
U501B. The audio modulation signal from U601B is also
applied to the input of U501B. The output of U501B is the
sum of the audio modulation and the buffered error signal.
The output of the second buffer (U501B) is applied to a loop
filter consisting of R506, R507, R508, C505 and C506. This
filter controls the bandwidth and stability of the synthesizer
loop. The UHF transmitter synthesizer has a loop bandwidth
of only several Hertz. This is very narrow, resulting in an
excessively long loop acquisition time. To speed acquisition,
switches U502A and U502C bypass the filter circuit when-
ever an ENABLE pulse is received by the Input Gates.
AUDIO FREQUENCY AMPLIFIER
The transmitter synthesizer audio input line is fed to U601A.
U601A is configured as a unity gain op-amp. Resistor R601
sets the 600 ohm input impedance of this amplifier. (NOTE:
Data for digital modulation is fed to the synthesizer through
the audio input line).
The amplifier output is split into two components and fed to
two variable resistors VR601 and VR602. VR601 sets the
level in the low frequency audio path and VR602 sets the
level in the high frequency audio path. (There is no clear
break between the low and high frequency ranges. All voice
frequencies are within the high frequency range. The low
frequency range contains low frequency data components).
The wiper of VR601 (low frequency path) connects to the
input of U601B, the pre-modulation integrator. U601B per-
forms the function of a low-pass filter and integrator. The
integrator output is summed with the PLL control voltage at
the input of loop buffer amplifier U501B. This integrated
audio signal phase modulates the VCO. The combination of
pre-integration and phase modulation is equivalent to fre-
quency modulation.
The wiper of VR602 (high frequency path) is connected to
the modulation input of the VCO through C16.
VOLTAGE REGULATORS
U301 and U303 are monolithic voltage regulators (+5 Vdc
and -5 Vdc respectively). These two voltages are used by
synthesizer circuitry. The +5 V regulator output is also used
as a voltage reference for the +8 Vdc discrete regulator
circuit.
U302A, Q302 and associated circuitry comprise the +8 volt
regulator. Most module circuitry is powered from the +8 volt
line. The regulator is optimized for especially low noise
performance. This is critical because the low noise VCO is
powered by the +8 volt line.
The +8 Vdc line also feeds the +4 Vdc regulator, U302B and
associated resistors. The +4 Vdc regulator provides a bias
voltage for several op-amps in the module.
Figure 1 - Block Diagram
LBI-38671H
2
Summary of Contents for 19D902783G1
Page 6: ...SCHEMATIC DIAGRAM RECEIVER IF MODULE 19D902494G1 19D902504 Sh 1 Rev 6 LBI 38643C 5...
Page 7: ...SCHEMATIC DIAGRAM RECEIVER IF MODULE 19D902494G1 19D902504 Sh 2 Rev 6 LBI 38643C 6...
Page 42: ...RECEIVER FRONT END BOARD 19D902490G4 G7 OUTLINE DIAGRAM 19D902490 Sh 4 Rev 6A LBI 38673F 5...
Page 43: ...ASSEMBLY DIAGRAM RECEIVER FRONT END MODULE 19D902782G3 19D902782 Sh 1 Rev 6 LBI 38673F 6...
Page 44: ...ASSEMBLY DIAGRAM RECEIVER FRONT END MODULE 19D902782G4 G7 19D902782 Sh 2 Rev 6 LBI 38673F 7...
Page 45: ...SCHEMATIC DIAGRAM RECEIVER FRONT END MODULE 19D902782G4 G7 19D904768 Sh 1 Rev 6 LBI 38673F 8...
Page 47: ...SCHEMATIC DIAGRAM RECEIVER FRONT END MODULE 19D902782G3 19D903498 Rev 7 LBI 38673F 10...
Page 48: ...This page intentionally left blank LBI 38673F 11...
Page 56: ...ASSEMBLY DIAGRAMS LOW PASS FILTER MODULE 19D902856G3 19D902856 Sh 1 Rev 0 LBI 38674F 7...
Page 71: ...ACCESSORIES ANTENNA SWITCH 19B235897P2 LBI 38675E 9...
Page 80: ...SCHEMATIC DIAGRAM RECEIVER IF MODULE 19D902494G7 G11 193D1065 Sh 1 Rev 3 LBI 39123E 7...
Page 81: ...SCHEMATIC DIAGRAM RECEIVER IF MODULE 19D902494G7 G11 193D1065 Sh 2 Rev 3 LBI 39123E 8...
Page 82: ...SCHEMATIC DIAGRAM RECEIVER IF MODULE 19D902494G7 G11 193D1065 Sh 3 Rev 3 LBI 39123E 9...