S5U13709 Evaluation Board User Manual
7 Schematic Diagrams
>
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
SW
1
P
IO
VDD_
IC
34pin
2mm
HI
OVD
D_
IC
EP
SO
N
HOST
I/F
HOST
I/F
40pin
H3
SW
3
Figure 7-1: S5U13709P00C100 Schematics (1 of 4)
2
1
2
1
2
1
1
2
2
1
1
2
40pi
n
RG
1CE
U1
P1
RG
0CE
B
l
o
c
k-
D
i
ag
r
am
Sa
l
e
s
B
o
a
r
d
TE
STE
N
P1
PANEL
I/F
S
1
D
13
709
SE
L[1
0:
0]
S
1D1
370
9
P2
SW2
S1
D13
7
09
9.52
mm
H1
HOST
I/F
H1
34pin
HOST
I/F
H4
TP
S6
11
6
1A
Wh
it
e
L
ED
Dr
ive
r
OSC
JP
Cl
ock
LCD
Mo
dule
P2
100
mm
90m
m
H1
H2
SW
2
RE
SET
H3
8mm
10.3
mm
FPG
A
RES
ET
SW
3
T
PS3
801
RE
SET
SW
1
40pin
s
pace
r
s
pace
r
24
MHz
H4
12.7m
m
11.43
mm
40pi
n
PANEL
I/F
EPSO
N
SE
IKO
EP
SON
CO
RPO
RAT
ION
S5U
137
09B
00C
xxx
w
ww
.erd
.e
pso
n.c
om
1
1
<
D
o
c
>
<
R
ev
C
ode
S1
D
137
09
S
A
LE
S
B
OA
R
D
A3
14
T
h
u
rs
day
,
S
ep
tem
ber
12,
201
3
Ti
tl
e
Si
z
e
Do
c
u
m
e
n
t
Nu
m
b
e
r
R
e
v
Da
te
:
S
h
e
e
t
of
16 EPSON S5U13709P00C100 Evaluation Board User Manual Rev. 1.00
