Page-9
■
Registers
1. Register table
2. Notes
(1) The counts at addresses 0 to C are all positive logic. Therefore, a register bit that is 1 appears as a high-level signal on
the data bus. Data representation is BCD.
(2) Do not set an impossible date or time in the RTC. If such a value is set, the effect is unpredictable.
(3) When the power is turned on (before the RTC is initialized), the state of all bits is undefined. Therefore, write to all
registers after power-on, to set initial values. For details of the initialization procedure, see "Using the RTC-72421/RTC-
72423" on page 16.
(4) The TEST bit of control register F is used by EPSON for testing. Operation cannot be guaranteed if 1 is written to this bit,
so make sure that it is set to 0 during power-on initialization.
s
s
e
r
d
d
A
3
A
2
A
1
A
0
A
r
e
t
s
i
g
e
R
a
t
a
D
t
n
u
o
C
s
k
r
a
m
e
R
)
x
e
H
(
e
m
a
n
3
D
2
D
1
D
0
D
)
D
C
B
(
0
0
0
0
0
1
S
8
s
4
s
2
s
1
s
9
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
d
n
o
c
e
s
-
1
1
0
0
0
1
0
1
S
*
0
4
s
0
2
s
0
1
s
5
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
s
d
n
o
c
e
s
-
0
1
2
0
0
1
0
1
I
M
8
i
m
4
i
m
2
i
m
1
i
m
9
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
e
t
u
n
i
m
-
1
3
0
0
1
1
0
1
I
M
*
0
4
i
m
0
2
i
m
0
1
i
m
5
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
s
e
t
u
n
i
m
-
0
1
4
0
1
0
0
1
H
8
h
4
h
2
h
1
h
9
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
r
u
o
h
-
1
5
0
1
0
1
0
1
H
*
M
A
/
M
P
0
2
h
0
1
h
2
r
o
1
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
s
r
u
o
h
-
0
1
6
0
1
1
0
1
D
8
d
4
d
2
d
1
d
9
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
y
a
d
-
1
7
0
1
1
1
0
1
D
*
*
0
2
d
0
1
d
3
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
s
y
a
d
-
0
1
8
1
0
0
0
1
O
M
8
o
m
4
o
m
2
o
m
1
o
m
9
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
h
t
n
o
m
-
1
9
1
0
0
1
0
1
O
M
*
*
*
0
1
o
m
1
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
s
h
t
n
o
m
-
0
1
A
1
0
1
0
1
Y
8
y
4
y
2
y
1
y
9
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
r
a
e
y
-
1
B
1
0
1
1
0
1
Y
0
8
y
0
4
y
0
2
y
0
1
y
9
~
0
r
e
t
s
i
g
e
r
t
i
g
i
d
s
r
a
e
y
-
0
1
C
1
1
0
0
W
*
4
w
2
w
1
w
6
~
0
r
e
t
s
i
g
e
r
k
e
e
w
-
e
h
t
-
f
o
-
y
a
D
D
1
1
0
1
D
C
J
D
A
s
-
0
3
G
A
L
F
Q
R
I
Y
S
U
B
D
L
O
H
D
r
e
t
s
i
g
e
r
l
o
r
t
n
o
C
E
1
1
1
0
E
C
1
t
0
t
/
T
P
R
T
I
D
N
T
S
K
S
A
M
E
r
e
t
s
i
g
e
r
l
o
r
t
n
o
C
F
1
1
1
1
F
C
T
S
E
T
2
1
/
4
2
P
O
T
S
T
E
S
E
R
F
r
e
t
s
i
g
e
r
l
o
r
t
n
o
C