Endace DAG 4.5G2 Card User Manual Download Page 14 | Manualshive

Page: 14 / 46

background image

EDM 01-17 DAG 4.5G2/G4/GF Card User Guide

©2005-2006

8

Version 4: August 2006

«
...
12
13
14
15
16
...
»

Summary of Contents for DAG 4.5G2 Card

Page 1: ...DAG 4 5G2 G4 GF Card User Guide EDM01 18...

Page 2: ...Endace USA Ltd Suite 220 11495 Sunset Hill Road Reston Virginia 20190 United States of America Phone 1 703 382 0155 Fax 1 703 382 0155 Europe Middle East Africa Endace Europe Ltd Sheraton House Castle...

Page 3: ...and Materials The product that this manual pertains to may include extra components and materials that are not essential to its basic operation but are necessary to ensure compliance to the product st...

Page 4: ...EDM 01 18 DAG 4 5G2 G4 GF Card User Guide 2005 2006 Version 4 August 2006...

Page 5: ...rt Signal Levels 14 Load the FPGA Image 15 Display Current Configuration 15 Auto Negotiation 16 Interface Statistics 17 Chapter 4 Capturing Data 19 Starting a Session 19 Setting Captured Packet Size 1...

Page 6: ...EDM 01 17 DAG 4 5G2 G4 GF Card User Guide 2005 2006 ii Version 4 August 2006...

Page 7: ...header only or variable length capture It is capable of transmitting and receiving on each channel simultaneously allowing a single card to operate inline monitoring and transmitting in both directio...

Page 8: ...d However for convenience a copy of Debian Linux 3 1 Sarge is provided as a bootable ISO image on the CD that is shipped with the DAG card To install either the Linux FreeBSD or Windows operating syst...

Page 9: ...variable length capture Full line rate transmit 100 capture into host memory at full line rate for IP packets from 48 to 9600 bytes Conditioned clock with PPS input and local synchronization capabili...

Page 10: ...nterfaces flows directly into the Field Programmable Gate Array FPGA The FPGA contains the packet processor PCI X interface logic and the DAG Universal Clock Kit DUCK timestamp engine The DUCK provide...

Page 11: ...ard User Guide DAG 4 5G4 The diagram below shows the DAG 4 5G4 card s major components and flow of data DAG 4 5G2 The diagram below shows the DAG 4 5G2 card s major components and flow of data 2005 20...

Page 12: ...open is the default configuration and is for use in situations where the nature of the event means that traffic must be stopped In fail open mode the network connection will switch to open circuit in...

Page 13: ...the packet record multiplexer Packet Record Multiplexer ERF MUX The ERF MUX looks at the color information contained in the packet record and determines which receive stream the packet record should b...

Page 14: ...EDM 01 17 DAG 4 5G2 G4 GF Card User Guide 2005 2006 8 Version 4 August 2006...

Page 15: ...as appropriate which are included on the CD shipped with the DAG card Inserting the DAG Card Caution It is very important to protect both the PC and the DAG card from damage by electro static dischar...

Page 16: ...echanical chassis attached to the circuit board Transceiver unit which may be inserted into the chassis Note You must select the correct transceiver type to match the optical parameters of the network...

Page 17: ...Change the splitter ratio if power is too high or too low Splitter Losses Splitters have the insertion losses either marked on their packaging or described in their accompanying documentation General...

Page 18: ...EDM 01 17 DAG 4 5G2 G4 GF Card User Guide 2005 2006 12 Version 4 August 2006...

Page 19: ...d has a set of requirements associated with it relating to the type of cable maximum allowable distance etc Note If you are unsure about which of the options listed below apply to your network please...

Page 20: ...e shown below 4 pin socket for PPS input FPGA successfully programmed PPS In Card is receiving a time synchronization signal Data capture in progress Port A has link Port B has link A B SFP Ports PPS...

Page 21: ...rt A nic noeql 1000 Mbps drop_count 0 enablea Port B nic noeql 1000 Mbps drop_count 0 enableb GPP slen 1536 varlen PCI Burst Manager 133MHz buffer size 128 rx_streams 1 tx_streams 1 nodrop Memory Stre...

Page 22: ...32 bit CRC value from the packet terf_strip32 or sends packet as is noterf_strip Number of packets dropped during current session Resets to 0 if session is restarted Enables or disables the port for c...

Page 23: ...hows no link on either port A or port B Port Link PLink RFault LOF LOS A 0 0 0 1 1 B 0 0 0 1 1 A 0 0 0 1 1 B 0 0 0 1 1 Link The example below shows a valid link on both port A and port B Port Link PLi...

Page 24: ...EDM 01 17 DAG 4 5G2 G4 GF Card User Guide 2005 2006 18 Version 4 August 2006...

Page 25: ...agsnap d0 v o tracefile Note You can use v to provide user information during a capture session although you may want to omit it for automated trace runs By default dagsnap will run indefinitely but c...

Page 26: ...ed length novarlen mode the card will capture all packets at the same length Any packet that is longer than the slen value will be truncated to that size in the same way as for varlen capture However...

Page 27: ...the following message displays on the PC screen kernel dagN pbm safety net reached 0xNNNNNNNN The same message is also printed to log var log messages In addition when the PC buffer fills the Data Cap...

Page 28: ...ig d0 mem 64 64 Note You can not change the stream memory allocations while packet capture or transmission is in progress Explicit Packet Transmission The operating system does not recognize the DAG c...

Page 29: ...s For DAG 3 x default 32MB card dagmem For DAG 4 x or 6 x use more memory per card E G dagmem dsize 128m For Windows the upper limit is 32MB This is usually sufficient however if you do need to increa...

Page 30: ...EDM 01 17 DAG 4 5G2 G4 GF Card User Guide 2005 2006 24 Version 4 August 2006...

Page 31: ...inated universal time UTC You can obtain an accurate time reference by connecting an external clock to the DAG card using the time synchronization connector Alternatively you can use the host PCs cloc...

Page 32: ...bits that are not active being set to zero In this way the interpretation of the timestamp does not need to change when higher resolution clock hardware is available Example Below is example code show...

Page 33: ...Note By default all DAG cards listen for synchronization signals on their RS 422 port and do not output any signal to that port dagclock d0 muxin rs422 muxout none status Synchronized Threshold 596ns...

Page 34: ...d 1 Longest Sequence Missed 1 start Thu Apr 28 14 55 20 2005 host Thu Apr 28 14 59 06 2005 dag Thu Apr 28 14 59 06 2005 Connecting the Time Distribution Server You can connect the TDS 2 module to the...

Page 35: ...921ns Failures 0 Resyncs 0 error Freq 1836ppb Phase 605ns Worst Freq 143377ppb Worst Phase 88424ns crystal Actual 49999347Hz Synthesized 16777216Hz input Total 87039 Bad 0 Singles Missed 0 Longest Seq...

Page 36: ...No active input Free running Note The slave card configuration is not shown as the default configuration will work Synchronizing with Host To prevent the DAG card clock time stamps drifting against UT...

Page 37: ...5 In B 6 In A 7 Out B 8 Out B Normally you should connect the GPS input to the A channel input pins 3 and 6 The DAG card can also output a synchronization pulse for use when synchronizing two DAG card...

Page 38: ...EDM 01 17 DAG 4 5G2 G4 GF Card User Guide 2005 2006 32 Version 4 August 2006...

Page 39: ...f ERF records with each record describing one packet An ERF file consists only of ERF records there is no special file header which allows concatenation and splitting to be performed arbitrarily on ER...

Page 40: ...Record length Total length of the record transferred over the PCI bus to storage rlen Depending upon the ERF type this 16 bit field is either a loss counter of color field The loss counter records th...

Page 41: ...7 filter 1 etc 14 hlb0 CRC calculation output bit 15 hlb1 parity calculation output bit Note Because both the Type 2 and Type 16 Ethernet record header occupies 18 bytes instead of the standard 16 by...

Page 42: ...EDM 01 17 DAG 4 5G2 G4 GF Card User Guide 2005 2006 36 Version 4 August 2006...

Page 43: ...operating system version DAG software version package in use Any compiler errors or warnings when building DAG driver or tools For Linux and FreeBSD messages generated when DAG device driver is loaded...

Page 44: ...EDM 01 17 DAG 4 5G2 G4 GF Card User Guide 2005 2006 38 Version 4 August 2006...

Page 45: ...sion Date Reason 1 2 3 April 2006 DAG 4 5GF information added Changes to formatting and layout 4 August 2006 DAG 4 5GF information expanded Separate FPGA images for DAG 4 5G2 GF and DAG 4 5G4 Standard...

Page 46: ...EDM 01 17 DAG 4 5G2 G4 GF Card User Guide 2005 2006 40 Version 4 August 2006...

Reviews:

No comments

Related manuals for DAG 4.5G2 Card

Brand: M2M Pages: 9

Brand: M86 Security Pages: 46

TotalStorage SAN16M-R SAN

Brand: IBM Pages: 116

Parallel & Serial Port Checker PPC

Brand: B&B Electronics Pages: 4

Seven Solutions WR-ZEN Series

Brand: Orolia Pages: 167

LinkStation 500

Brand: Buffalo Pages: 139

Brand: Vista Pages: 93

Brand: C&H Technologies Pages: 50

CU8210-D001-0200

Brand: Beckhoff Pages: 25

ExtremeCloud Appliance E3120

Brand: Extreme Networks Pages: 27

Brand: Moeller Pages: 4

Brand: Tripp Lite Pages: 2

Brand: Billion Pages: 181

Brand: Raritan Pages: 11

Brand: KEP Pages: 27

Ethernet IP Interface MS6 SERIES

Brand: SAF OPAL Pages: 14

Brand: Rotel Pages: 6

Brand: eks Pages: 4

Brands by name

0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Popular brands

Load more brands