8-19
8085A INSTRUCTION SET SUMMARY (Cont’d)
Instruction Code (1)
Mnemonic
Description
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
INCREMENT AND DECREMENT (cont’d)
DCX B
Decrement B & C
0
0
0
0
1
0
1
1
DCX D
Decrement D & E
0
0
0
1
1
0
1
1
DCX H
Decrement H & L
0
0
1
0
1
0
1
1
ADD
ADD r
Add register to A
1
0
0
0
0
S
S
S
ADC r
Add register to A with carry
1
0
0
0
1
S
S
S
ADD M
Add memory to A
1
0
0
0
0
1
1
0
ADC M
Add memory to A with carry
1
0
0
0
1
1
1
0
ADI
Add immediate to A
1
1
0
0
0
1
1
0
ACI
Add immediate to A with carry
1
1
0
0
1
1
1
0
DAD B
Add B & C to H & L
0
0
0
0
1
0
0
1
DAD D
Add D & E to H & L
0
0
0
1
1
0
0
1
DAD H
Add H & L to H & L
0
0
1
0
1
0
0
1
DAD SP
Add stack pointer to H & L
0
0
1
1
1
0
0
1
SUBTRACT
SUB r
Subtract register from A
1
0
0
1
0
S
S
S
SBB r
Subtract register from A with borrow
1
0
0
1
1
S
S
S
SUB M
Subtract memory from A
1
0
0
1
0
1
1
0
SBB M
Subtract memory from A with borrow
1
0
0
1
1
1
1
0
SUI
Subtract immediate from A
1
1
0
1
0
1
1
0
SBI
Subtract immediate from A with borrow
1
1
0
1
1
1
1
0
LOGICAL
ANA r
And register with A
1
0
1
0
0
S
S
S
XRA r
Exclusive OR register with A
1
0
1
0
1
S
S
S
ORA r
OR register with A
1
0
1
1
0
S
S
S
CMP r
Compare register with A
1
0
1
1
1
S
S
S
ANA M
And memory with A
1
0
1
0
0
1
1
0
XRA M
Exclusive OR memory with A
1
0
1
0
1
1
1
0
ORA M
OR memory with A
1
0
1
1
0
1
1
0
CMP M
Compare memory with A
1
0
1
1
1
1
1
0
ANI
And immediate with A
1
1
1
0
0
1
1
0
XRI
Exclusive OR immediate with A
1
1
1
0
1
1
1
0
ORI
OR immediate with A
1
1
1
1
0
1
1
0
CPI
Compare immediate with A
1
1
1
1
1
1
1
0
ROTATE
RLC
Rotate A left
0
0
0
0
0
1
1
1
RRC
Rotate A right
0
0
0
0
1
1
1
1
RAL
Rotate A left through carry
0
0
0
1
0
1
1
1
RAR
Rotate A right through carry
0
0
0
1
1
1
1
1
SPECIALS
CMA
Complement A
0
0
1
0
1
1
1
1
STC
Set carry
0
0
1
1
0
1
1
1
CMC
Complement carry
0
0
1
1
1
1
1
1
DAA
Decimal adjust A
0
0
1
0
0
1
1
1
CONTROL
EI
Enable interrupts
1
1
1
1
1
0
1
1
DI
Disable interrupt
1
1
1
1
0
0
1
1
NOP
No-operation
0
0
0
0
0
0
0
0
HLT
Halt
0
1
1
1
0
1
1
0
NEW 8085A INSTRUCTIONS
RIM
Read Interrupt Mask
0
0
1
0
0
0
0
0
SIM
Set Interrupt Mask
0
0
1
1
0
0
0
0
NOTES:
1 - DDS or SSS B 000, C 001, D 010, E011, H 100, L 101, Memory 110, A 111
2 - Two possible cycle times. (6/12) indicate instruction cycles dependent on condition flags.
Summary of Contents for MM-8000
Page 4: ...III...
Page 5: ...IV...
Page 6: ...V...
Page 8: ...VII...
Page 9: ...1 1...
Page 10: ...1 2...
Page 11: ...2 1...
Page 12: ...2 2 may be marked C1 on the PC board...
Page 14: ...2 4...
Page 15: ...2 5...
Page 16: ...2 6...
Page 17: ...3 1...
Page 19: ...3 3...
Page 20: ...3 4...
Page 22: ...4 1...
Page 23: ...4 2...
Page 24: ...4 3...
Page 25: ...4 4...
Page 26: ...4 5...
Page 27: ...5 1...
Page 28: ...5 2...
Page 29: ...5 3...
Page 30: ...5 4...
Page 31: ...5 5...
Page 32: ...6 1...
Page 33: ...6 2...
Page 34: ...6 3...
Page 35: ...6 4...
Page 36: ...7 1...
Page 37: ...7 2...
Page 38: ...7 3...
Page 39: ...7 4...
Page 40: ...7 5...
Page 41: ...7 6...
Page 43: ...7 8...
Page 44: ...7 9...
Page 45: ...7 10...
Page 46: ...7 11...
Page 47: ...7 12...
Page 48: ...7 13...
Page 49: ...7 14...
Page 50: ...7 15...
Page 51: ...7 16...
Page 52: ...7 17...
Page 53: ...7 18...
Page 54: ...7 19...
Page 55: ...7 20...
Page 56: ...8 1...
Page 57: ...8 2...
Page 58: ...8 3...
Page 59: ...8 4...
Page 60: ...8 5...
Page 61: ...8 6...
Page 62: ...8 7...
Page 63: ...8 8...
Page 64: ...8 9...
Page 65: ...8 10...
Page 66: ...8 11...
Page 67: ...8 12...
Page 68: ...8 13...
Page 69: ...8 14...
Page 70: ...8 15...
Page 71: ...8 16...
Page 75: ...9 1...
Page 76: ...9 2...
Page 77: ...9 3...
Page 78: ...10 1...
Page 80: ...10 3...
Page 81: ...10 4...
Page 82: ...11 1...
Page 83: ...11 2...
Page 84: ...11 3...
Page 85: ...12 1...
Page 86: ...12 2...
Page 87: ...12 3...
Page 88: ...12 4...
Page 89: ...12 5...
Page 90: ...12 6...
Page 91: ...13 1...
Page 92: ...13 2...
Page 93: ...13 3...
Page 94: ...13 4...
Page 95: ...14 1...
Page 96: ...14 2...
Page 97: ...A 1...
Page 98: ...A 2...
Page 99: ...A 3...
Page 100: ...A 4...
Page 101: ...A 5...
Page 102: ...A 6...
Page 103: ...A 7...
Page 104: ...A 8...
Page 105: ...A 9...
Page 106: ...A 10...
Page 107: ...A 11...
Page 108: ...A 12...
Page 109: ...A 13...
Page 110: ...A 14...
Page 111: ...A 15...
Page 112: ...A 16...
Page 113: ...A 17 APPENDIX 3 Monitor Program Flow Chart...
Page 114: ...A 18 APPENDIX 4...
Page 115: ...A 19...