Chapter 4
28
External Cache
This option specifies the caching algorithm used for L2 secondary (external) cache memory. The
settings are:
Setting
Description
Disabled
Neither L1 internal cache memory on the CPU or L2
secondary cache memory is enabled.
Enabled
Use the write-back caching algorithm.
Table 4
Optimal default setting is Enabled. The Fail-Safe default setting is Disabled.
System BIOS Cacheable
When this option is set to Enabled, the contents of the F0000h system memory segment can be
read from or written to L2 secondary cache memory. The contents of the F0000h memory
segment are always copied from the BIOS ROM to system RAM for faster execution.
The settings are Enabled or Disabled. The Optimal default setting is Enabled. The Fail-Safe
default setting is Disabled.
C000,16K Shadow/C400,16K Shadow/C800,16K Shadow/CC00,16K Shadow/
D000,16K Shadow/D400,16K Shadow/D800,16K Shadow
These options control the location of the contents of the 16KB of ROM beginning at the specified
memory location. If no adaptor ROM is using the named ROM area, this area is made available
to the local bus. The settings are:
Setting
Description
Enabled
The contents of C0000h - C3FFFh are written to the same address in
system memory (RAM) for faster execution.
Cached
The contents of the named ROM area are written to the same address in
system memory (RAM) for faster execution, if an adaptor ROM will be
using the named ROM area. Also, the contents of the RAM area can be
read from and written to cache memory.
Disabled
The video ROM is not copied to RAM. The contents of the video
ROM cannot be read from or written to cache memory.
Table 5
The default setting is Disabled.
Summary of Contents for PAM-0073I
Page 2: ......
Page 5: ...III CHAPTER 5 FLASH MEMORY UTILITY 38 APPENDIX A QUICK GUIDE 39 ...
Page 6: ......
Page 8: ...Chapter 1 2 Fig 1 Key Components of the Mainboard ...
Page 10: ...Chapter 1 4 ...
Page 47: ...Quick Guide 41 ...
Page 48: ...Appendix A 42 ...