background image

Chapter 4

28

External Cache
This option specifies the caching algorithm used for L2 secondary (external) cache memory.  The
settings are:

Setting

Description

Disabled

Neither L1 internal cache memory on the CPU or L2
secondary cache memory is enabled.

Enabled

Use the write-back caching algorithm.

Table 4

Optimal default setting is Enabled.  The Fail-Safe default setting is Disabled.

System BIOS Cacheable
When this option is set to Enabled, the contents of the F0000h system memory segment can be
read from or written to L2 secondary cache memory.  The contents of the F0000h memory
segment are always copied from the BIOS ROM to system RAM for faster execution.
The settings are Enabled or Disabled.  The Optimal default setting is Enabled.  The Fail-Safe
default setting is Disabled.

C000,16K Shadow/C400,16K Shadow/C800,16K Shadow/CC00,16K Shadow/
D000,16K Shadow/D400,16K Shadow/D800,16K Shadow
These options control the location of the contents of the 16KB of ROM beginning at the specified
memory location.  If no adaptor ROM is using the named ROM area, this area is made available
to the local bus.  The settings are:

Setting

Description

Enabled

The contents of C0000h - C3FFFh are written to the same address in
system memory (RAM) for faster execution.

Cached

The contents of the named ROM area are written to the same address in
system memory (RAM) for faster execution, if an adaptor ROM will be
using the named ROM area.  Also, the contents of the RAM area can be
read from and written to cache memory.

Disabled

The video ROM is not copied to RAM.  The contents of the video
ROM cannot be read from or written to cache memory.

Table 5

The default setting is Disabled.

Summary of Contents for PAM-0073I

Page 1: ...PAM 0073I High Performance Pentium PCI ATX Mainboard User s Guide Edition 1 10 1997 DTK Computer Inc P N 155100 8403 ...

Page 2: ......

Page 3: ...trademarks of Novell Inc PC AT PC DOS OS 2 and Presentation Manager are trademarks of IBM Corporation Pentium is registered trademark of Intel Corp UNIX is the trademark of AT T All other brand and product names are trademarks or registered trademarks of their respective companies The information presented in this publication has been carefully checked for reliability however no responsibility is ...

Page 4: ... 3 1 J1 MULTIPLE FUNCTION JUMPER 20 3 2 JP4 IrDA FAST IR CONNECTOR 20 3 3 J11 ATX POWER CONNECTOR 21 3 4 J9 FLOPPY DRIVE CONNECTOR 21 3 5 J6 J7 PRIMARY SECONDARY IDE CONNECTORS 21 3 6 PS 2 KEYBOARD CONNECTOR 22 3 7 PS 2 MOUSE CONNECTOR 22 3 8 UNIVERSAL SERIAL BUS PORTS 0 1 22 3 9 PARALLEL PORT CONNECTOR 22 3 10 SERIAL PORT COM1 COM2 22 CHAPTER 4 AMI BIOS SETUP 23 4 1 STARTING AMIBIOS SETUP 23 4 2 ...

Page 5: ...III CHAPTER 5 FLASH MEMORY UTILITY 38 APPENDIX A QUICK GUIDE 39 ...

Page 6: ......

Page 7: ...Built in 0 256 512KB Synchronised Pipelined Burst Mode SRAM to achieve the high Pentium system performance Main Memory Support Mixed Memory Technologies Extend Data Output EDO Standard Page Mode SPM Fast Page Mode FPM and Synchronous DRAM SDRAM SIMM can work together Memory configurations from 4MB to 256MB are possible using combination of 512K 32 to 8M 32 SIMM module 32 bit no parity 72 pin SIMM ...

Page 8: ...Chapter 1 2 Fig 1 Key Components of the Mainboard ...

Page 9: ...MA Mode supported Transfer rate can be up to 33Mb s System BIOS AMI BIOS 1M Flash ROM Slots Four PCI slots Four ISA slots Others CPU overheat alarm system Form Factor 304mm W x 210mm L 4 Layer Environment Working Specifications Actual Field MTBF hours 104 515 hours Preventive Maintenance Not Required Environmental Limits Operating Non operating Temperature 0 to 50 degree Celsius 10 to 65 Degree Ce...

Page 10: ...Chapter 1 4 ...

Page 11: ...ed from jumper 2 2 CPU TYPE 2 2 1 INTEL PENTIUM CPU The pentium processors have different operation voltage In order to using the CPU Voltage correctly the following is the marking for identify the CPU type Fig 2a CPU Description Bottom Side Description X Voltage Specification S or V Y Timing Specification S or M S Standard Voltage 3 4V S Standard EDS timings V VRE 3 4 3 6V 3 5V M Min Valid Delay ...

Page 12: ...voltage supply 2 8V for core and 3 3V I O interface The following is the marking for identify the CPU type The following diagram is provided as an example only It does not necessarily indicate a valid product marking Fig 2b CPU Description Top Side I O Voltage Core Voltage Intel Pentium w MMX Tech P55C 3 3V 2 8V ...

Page 13: ... an example only It does not necessarily indicate a valid product marking Fig 2c CPU Description Top Side Operating Voltage I O Voltage Core Voltage 2 9V 3 3V 2 9V 3 2V 3 3V 3 2V 2 2 4 AMD K5 CPU The AMD K5 family CPU operates on different operation voltage depending on the CPU type The operating voltage can be known through the marking on the surface of the CPU The following diagram is provided a...

Page 14: ...6 CPU The Cyrix 6x86 has different nominal voltage depends on different lot Please refer to the CPU marking Fig 2e CPU Description Top Side Marketing Recommended Nominal Voltage 3 3V or 3 52V 3 52V 028 3 52V 016 3 3V Blank 3 52V ...

Page 15: ...mper Settings 9 2 2 6 CYRIX 6x86L CPU The Cyrix 6x86L has different I O and core voltage Please refer to the CPU marking Fig 2f CPU Description Top Side I O Voltage Core Voltage Cyrix 6x86L CPU 3 3V 2 8V ...

Page 16: ...Chapter 2 10 2 3 GRAPHICAL DESCRIPTION OF JUMPER SETTINGS Fig 3 Connector Location of the mainboard ...

Page 17: ...Jumper Settings 11 2 4 CPU VOLTAGE 1 3 3V Single Voltage CPU P54C P54CT Fig 4a CPU Type 3 3V 2 3 5V Single Voltage CPU P54C VRE AMD K5 Cyrix 6x86 Fig 4b CPU Type 3 5V ...

Page 18: ...Chapter 2 12 3 3 3V I O 2 8V core Dual Voltage CPU P55C Cyrix 6x86L Fig 4c CPU Type 3 3V 2 8V 4 3 3V I O 2 9V core Dual Voltage CPU AMD K6 PR166 PR200 Fig 4d CPU Type 3 3V 2 9V ...

Page 19: ...per Settings 13 5 3 3V I O 3 2V core Dual Voltage CPU AMD K6 PR233 Fig 4e CPU Type 3 3V 3 2V 2 5 CPU SPEED U13 1 For 90MHz Intel Pentium AMD K5 PR90 and AMD K5 PR120 CPU Fig 5a CPU Speed ON 1 2 3 4 5 6 7 8 ...

Page 20: ... Fig 5b CPU Speed 3 For 110MHz Cyrix 6x86 P133 CPU Fig 5c CPU Speed 4 For 120MHz Intel Pentium and Cyrix 6x86 P150 CPU Fig 5d CPU Speed 5 For 133MHz Intel Pentium AMD K5 PR133 REV C and Cyrix 6x86 P166 CPU Fig 5e CPU Speed ON 1 2 3 4 5 6 7 8 ON 1 2 3 4 5 6 7 8 ON 1 2 3 4 5 6 7 8 ON 1 2 3 4 5 6 7 8 ...

Page 21: ... Cyrix 6x86L P200 CPU for future support only Fig 5g CPU Speed 8 For 166MHz Intel Pentium AMD K6 PR166 and AMD K5 PR166 CPU Fig 5h CPU Speed 9 For 200MHz Intel Pentium and AMD K6 PR200 CPU Fig 5i CPU Speed ON 1 2 3 4 5 6 7 8 ON 1 2 3 4 5 6 7 8 ON 1 2 3 4 5 6 7 8 ON 1 2 3 4 5 6 7 8 ...

Page 22: ...ON FOR SYSTEM ROM 1 5V Flash EPROM on System ROM Fig 6a 2 12V Flash EPROM on System ROM Fig 6b 2 7 JP11 RING IN SELECT COM1 1 2 3 COM2 1 2 3 The motherboard will wake up from sleep mode when a ring in signal is detected from the com port ...

Page 23: ... of SIMM3 SIMM4 must be same SIMM3 SIMM4 and DIMM1 cannot co exist SIMM1 SIMM2 and DIMM2 cannot co exist Table 1 provides some typical memory configuration supported by the mainboard Onboard memory is located in two banks Bank 0 SIMM3 SIMM4 OR DIMM1 Bank 1 SIMM1 SIMM2 OR DIMM2 The total memory size is 8 256MB and various configuration of DRAM types in the following table are for reference Bank 0 S...

Page 24: ... means Double side SIMM Module or Double side DIMM Module The size of Double side SIMM can be 8MB 32MB and the size of Double side DIMM can be 16MB 64MB Note based on above chart the different types of SIMM can be in different bank but within same bank the two SIMM modules must be of same type and size Moreover it is not recommended to installed the 5V SIMM and 3 3V DIMM at the same time ...

Page 25: ...been fastened into system case the next step is to connect the internal cables and external cables The mainboard connectors have varying numbers of pins and are the points of contact between the mainboard and other parts of the computer Fig 7 Connector Location ...

Page 26: ...on by short the power button once And it needs to hold the power button about 4 seconds to turn if off when it has not start to display 3 2 JP4 IrDA FAST IR CONNECTOR JP4 is a four pin connector which use the UART2 as interface for IrDA You must also configure the setting through UART2 Mode is Integrated Peripheral Setup to select whether UART2 is used for COM2 or HPSIR SKSIR The pin definition is...

Page 27: ... J9 FLOPPY DRIVE CONNECTOR This connector supports the floppy drive ribbon cable After connecting the single end to the board connect the two plugs on the other end to the floppy drive 3 5 J6 J7 PRIMARY SECONDARY IDE CONNECTORS These connectors support the provided IDE hard disk ribbon cable After connecting the single end to the board connect the two plugs on the other end to your hard disk ...

Page 28: ... connector is a six pin female mini DIN connector using a PS 2 plug Plug the jack on the PS 2 keyboard cable into this connector 3 8 UNIVERSAL SERIAL BUS PORTS 0 1 These connectors are two four pin female sockets which are available for connecting USB device 3 9 PARALLEL PORT CONNECTOR This is a D Type 25 pin female connector 3 10 SERIAL PORT COM1 COM2 This is a D Type 9 pin male connector for poi...

Page 29: ...ON 1 07 C 1996 American Megatrends Inc All Rights Reserved Standard CMOS Setup Advanced CMOS Setup Advanced Chipset Setup Power Management Setup PCI Plug and Play Setup Peripheral Setup Auto Detect Hard Disks Change User Password Change Supervisor Password Change Language Setting Auto Configuration with Optimal Settings Auto Configuration with Fail Safe Settings Save Settings and Exit Exit Without...

Page 30: ...py Drive A Floppy Drive B Sat Feb 01 1997 13 19 51 Not Installed Not Installed LBA BLK PIO 32Bit Type Size Cyln Head WPcom Sec Mode Mode Mode Mode Pri Master Pri Slave Sec Master Sec Slave Not Installed Not Installed Not Installed Not Installed Boot Sector Virus Protection Disabled Month Day Year Jan Dec 01 31 1901 2099 ESC Exit Sel PgUP PgDn Modify F2 F3 Color Fig 13 Standard CMOS Setup Menu Date...

Page 31: ...nce BootUp Num Lock Floppy Drive Swap Floppy Access Control HDD Access Control PS 2 Mouse Support Primary Display Password Check Parity Check Boot To OS 2 Internal Cache External Cache System BIOS Cacheable C000 16k Shadow C400 16k Shadow Disabled IDE C A CDROM Off Disabled Normal Normal Disabled Absent Setup Disabled No Disabled Disabled Disabled Disabled Disabled Available Options Disabled Enabl...

Page 32: ...ot configure that drive AMIBIOS does not wait for 5 seconds after sending a RESET signal to the IDE drive to allow the IDE drive time to get ready again You cannot run WINBIOS Setup at system boot because there is no delay for the Hit Del to run Setup message Table 2 The Optimal and Fail Safe default settings are Enabled Boot From SCSI IDE This option sets the boot device SCSI or IDE The default s...

Page 33: ... computer is powered o or every time WINBIOS Setup is executed If Always is chosen a user password prompt appears every time the computer is turned on If Setup is chosen the password prompt appears if WINBIOS is executed Parity Check Set this option to Enabled to check the parity of all system memory The setting are Disabled or Enabled The Optimal and Fail Safe default settings are Disabled Boot t...

Page 34: ...Enabled The Fail Safe default setting is Disabled C000 16K Shadow C400 16K Shadow C800 16K Shadow CC00 16K Shadow D000 16K Shadow D400 16K Shadow D800 16K Shadow These options control the location of the contents of the 16KB of ROM beginning at the specified memory location If no adaptor ROM is using the named ROM area this area is made available to the local bus The settings are Setting Descripti...

Page 35: ...y Hole Disabled Disabled Manual 2 x4EDO x4FPM x4EDO x4FPM Delay of 3 11 7 3 Disabled Enabled 2 Disabled 4 Reserved 0 Disabled Available Options Disabled Enabled 8bit I O Recovery Time 16bit I O Recovery Time Disabled Disabled ESC Exit Sel PgUp PgDn Modify F2 F3 Color Fig 15 Advanced Chipset Setup Menu USB Function USB Function Set this option to Enabled to enable the USB function The settings are ...

Page 36: ...POWER MANAGEMENT SETUP The Power Management Setup options described in this section are the standard options as shown on the following screen AMIBIOS SETUP POWER MANAGEMENT SETUP C 1996 American Megatrends Inc All Rights Reserved Power Management APM Instant On Support Green PC Monitor Power State Video Power Down Mode Hard Disk Power Down Mode Hard Disk Time Out Minute Standby Time Out Minute Sus...

Page 37: ...tate that the video subsystem enters after the specified period of display inactivity has expired The settings are Disabled Standby or Suspend The default settings are Standby Hard Disk Power Down Mode This option specifies the power management state that the hard disk drive enters after the specified period of display inactivity has expired The settings are Disabled Standby or Suspend The default...

Page 38: ... 5 4 7 PCI PnP SETUP PCI PnP Setup options are displayed by choosing the PCI PnP Setup Icon from the Setup Menu The standard option is shown on the following screen AMIBIOS SETUP PCI PLUG AND PLAY SETUP C 1996 American Megatrends Inc All Rights Reserved Plug and Play Aware O S PCI Latency Timer PCI Clocks PCI VGA Palette Snoop PCI IDE BusMaster OffBoard PCI IDE Card OffBoard PCI IDE Primary IRQ Of...

Page 39: ...abled PCI IDE BusMaster Set this option to Enabled to specify that the IDE controller on the PCI local bus has bus mastering capability The settings are Disabled or Enabled The Optimal and Fail Safe default settings are Disabled OffBoard PCI IDE Card This option specifies if an offboard PCI IDE controller adapter card is used in the computer You must also specify the PCI expansion slot on the moth...

Page 40: ...5 These options specify the bus that the named interrupt request lines IRQs are used on These options allow you to specify IRQs for use by legacy ISA adapter cards These options determine if AMIBIOS should remove an IRQ from the pool of available IRQs passed to BIOS configurable devices The available IRQ pool is determined by reading the ESCD NVRA If more IRQs must be removed from the pool the end...

Page 41: ...de EPP Version Parallel Port IRQ Parallel Port DMA Channel OnBoard IDE Auto Auto Auto Standard N A N A N A Auto Normal N A Auto N A Reserved Available Options Auto Disabled Enabled ESC Exit Sel PgUp PgDn Modify F2 F3 Color Fig 18 Peripheral Setup Menu Onboard FDC This option enables the floppy drive controller on the motherboard The settings are Enabled Disabled or Auto The Optimal and Fail Safe d...

Page 42: ...hat adhere to the IEEE P1284 specifications The settings are Setting Description Normal The normal parallel port mode is used This is the default setting Bi Dir Use this setting to support bidirectional transfers on the parallel port EPP The parallel port can be used with devices that adhere to the Enhanced Parallel Port EPP specification EPP uses the existing parallel port signals to provide asym...

Page 43: ...ser can load the optimal default settings for the AMIBIOS Setup options by selecting this option The Optimal default settings are best case values that should optimize system performance If CMOS RAM is corrupted the Optimal settings are loaded automatically 4 10 AUTO CONFIGURATION WITH FAIL SAFE SETTINGS User can load the Fail Safe AMIBIOS Setup option settings by selecting this option from the AM...

Page 44: ...ding HIMEM SYS To run the utility change to the directory containing FLASH520 EXE and BIOS file then at the DOS Prompt type FLASH520 BIOSFILE ROM Enter The utility will load the BIOS and the following message will shrink on the screen Press Y to continue N to Reboot After the Y is pressed the utility will program the BIOS file to the Flash EPROM When the process is successful the following message...

Page 45: ...t short short 1 3 open 2 4 open short 3 3V I O 2 8V core Dual Voltage CPU For P55C Cyrix 6x86L JP9 JP10 JP12 JP13 JP14 1 2 open 3 4 open open open 1 3 short 2 4 short short 3 3V I O 2 9V core Dual Voltage CPU For AMD K6 PR166 PR200 JP9 JP10 JP12 JP13 JP14 1 2 short 3 4 open open open 1 3 short 2 4 short short 3 3V I O 3 2V core Dual Voltage CPU For AMD K6 PR233 JP9 JP10 JP12 JP13 JP14 1 2 short 3 ...

Page 46: ... AMD K5 PR133 REV C and Cyrix 6x86 P166 CPU SW1 3 SW1 4 SW1 6 SW1 7 ON OFF OFF OFF For 150MHz Intel Pentium CPU SW1 3 SW1 4 SW1 6 SW1 7 ON ON ON OFF For 150MHz Cyrix 6x86L P200 CPU for future support only SW1 3 SW1 4 SW1 6 SW1 7 ON OFF OFF ON For 166MHz Intel Pentium AMD K6 PR166 and AMD K5 PR166 CPU SW1 3 SW1 4 SW1 6 SW1 7 ON ON OFF OFF For 200MHz Intel Pentium and AMD K6 PR200 CPU SW1 3 SW1 4 SW...

Page 47: ...Quick Guide 41 ...

Page 48: ...Appendix A 42 ...

Reviews: