![digitalview 41721003X-3 Instructions Manual Download Page 25](http://html1.mh-extra.com/html/digitalview/41721003x-3/41721003x-3_instructions-manual_2500477025.webp)
Specifications subject to change without notice
© Digital View Ltd – Doc Ver 2.2: 12 Dec, 2011 (SVX-1920_manual.doc)
Page
24 of 67
6
VDD (3,3V/5V)
Panel power supply (3,3V/5V)
7 GND
Ground
8 GND
Ground
9 GND
Ground
10 GND
Ground
11 GND
Ground
12 GND
Ground
13 GND
Ground
14 GND
Ground
15
VDD +12V / +18V
Panel power supply (+12V/18V) (selected by JA3, JA5 & JA6)
16
VDD +12V / +18V
Panel power supply (+12V/18V) (selected by JA3, JA5 & JA6)
17
VDD +12V / +18V
Panel power supply (+12V/18V) (selected by JA3, JA5 & JA6)
18
VDD +12V / +18V
Panel power supply (+12V/18V) (selected by JA3, JA5 & JA6)
19
VDD +12V / +18V
Panel power supply (+12V/18V) (selected by JA3, JA5 & JA6)
20
VDD +12V / +18V
Panel power supply (+12V/18V) (selected by JA3, JA5 & JA6)
J3 – LVDS Panel connector: Hirose, DF13A-40DP-1.25DSA (Matching type : DF13-40DS-1.25C)
PIN SYMBOL
DESCRIPTION
1
TXA0+
Positive differential LVDS data bit A0
2
TXA0-
Negative differential LVDS data bit A0
3
TXA1+
Positive differential LVDS data bit A1
4
TXA1-
Negative differential LVDS data bit A1
5 OP1
-
6 OP2
-
7
TXA2+
Positive differential LVDS data bit A2
8
TXA2-
Negative differential LVDS data bit A2
9
TXA3+
Positive differential LVDS data bit A3
10
TXA3-
Negative differential LVDS data bit A3
11
TXA4+
Positive differential LVDS data bit A4
12
TXA4-
Negative differential LVDS data bit A4
13
TXAC+
Positive LVDS clock for A channel
14
TXAC-
Negative LVDS clock for A channel
15
TXB4+
Positive differential LVDS data bit B4
16
TXB4-
Negative differential LVDS data bit B4
17
TXB0+
Positive differential LVDS data bit B0
18
TXB0-
Negative differential LVDS data bit B0
19
TXB1+
Positive differential LVDS data bit B1
20
TXB1-
Negative differential LVDS data bit B1
21 OP3
-
22 OP4
-
23
TXB2+
Positive differential LVDS data bit B2
24
TXB2-
Negative differential LVDS data bit B2
25
TXB3+
Positive differential LVDS data bit B3
26
TXB3-
Negative differential LVDS data bit B3
27 GND
Ground
28 GND
Ground
29
TXBC+
Positive LVDS clock for B channel
30
TXBC-
Negative LVDS clock for B channel
31 GND
Ground
32 GND
Ground
33
VDD (3,3V/5V)
Panel power supply (3,3V/5V)
34
VDD (3,3V/5V)
Panel power supply (3,3V/5V)
35
VDD (3,3V/5V)
Panel power supply (3,3V/5V)
36
VDD (3,3V/5V)
Panel power supply (3,3V/5V)
37 NC
No
connection
38
VDD +12V / +18V
Panel power supply (+12V/18V) (selected by JA3, JA5 & JA6)
39
VDD +12V / +18V
Panel power supply (+12V/18V) (selected by JA3, JA5 & JA6)
40
VDD +12V / +18V
Panel power supply (+12V/18V) (selected by JA3, JA5 & JA6)
LED1 – Status LED connector: 3-pin header
PIN DESCRIPTION
1
Green LED pin (anode)
2
LED pin common (cathode)
3
Red LED pin (anode)
P1 - Analog VGA in - 15 way connector
PIN SYMBOL
DESCRIPTION
1 PCR
Red,
analog
2 PCG
Green,
analog
3 PCB
Blue
analog