
CY8CKIT-062S2-43012 PSoC 62S2 Wi-Fi BT Pioneer Kit Guide, Doc. # 002-28109 Rev. *E
19
2.
Kit Operation
This chapter introduces you to various features of the PSoC 62S2 Wi-Fi BT Pioneer Board, including
the theory of operation and the onboard KitProg3 programming and debugging functionality,
USB-UART and USB-I2C bridges.
2.1
Theory of Operation
The PSoC 62S2 Wi-Fi BT Pioneer Board is built around a PSoC 6 MCU.
Figure 2-1
shows the block
diagram of the PSoC 6 MCU device used on the board. For details of device features, see the
device
datasheet
.
Figure 2-2
shows the block diagram of the CYW9-BASE-01 Pioneer Board (modified for CY8CKIT-
062S2-43012).
Figure 2-1. PSoC 6 MCU Block Diagram
WCO
RTC
BREG
Backup
Backup Control
IO Subsystem
Peripheral Interconnect (MMIO,PPU)
IO
S
S
G
P
IO
PCLK
8x
S
C
B
I2
C
,S
P
I,U
A
R
T
98x GPIO Enh, 6x GPIO OVT
CPU Subsystem
System Interconnect (Multi Layer AHB, IPC, MPU/SMPU)
CRYPTO
AES,SHA,CRC,
TRNG,RSA,ECC
Initiator/MMIO
High Speed I/O Matrix, Smart I/O, Boundary Scan
1x
S
C
B
I2
C
,S
P
I
PSoC 62
CY8C62X8,
CY8C62XA
Digital DFT
Test
Analog DFT
System Resources
Power
Reset
Sleep Control
PWRSYS-LP/ULP
REF
POR
Reset Control
TestMode Entry
XRES
LVD
BOD
DeepSleep
Hibernate
Active/Sleep
LowePowerActive/Sleep
Power Modes
Backup
OVP
Clock
Clock Control
IMO
WDT
2xPLL
ECO
ILO
FLL
32x
T
C
P
W
M
T
IM
E
R,
CT
R,
Q
D
, P
W
M
SWJ/MTB/CTI
MUL, NVIC, MPU
Cortex M0+
100 MHz (1.1V)
25 MHz (0.9V)
2x Smart IO
EF
U
S
E
1024 bi
t
Prog.
Analog
SAR
ADC
(12-bit)
x1
SARMUX
Prog.
Analog
SWJ/ETM/ITM/CTI
Cortex M4
150 MHz (1.1V)
50 MHz (0.9V)
FPU, NVIC, MPU
SONOS
FLASH
2048+32 KB
FLASH Controller
8 KB $
8 KB $
SRAM0
512 KB
SRAM Controller
ROM
64 KB
ROM Controller
SM
IF
S
e
ri
a
l M
e
m
o
ry
In
te
rf
a
ce
(
Q
S
P
I)
2
x
S
DHC
S
D
/S
D
IO
/eMMC
2x
LP
C
O
M
P
Low
P
o
w
e
r C
o
mpar
at
or
CS
D
C
apS
ens
e
E
n
er
gy
P
rof
il
er
Buck
4x
S
C
B
I2
C,
U
A
RT
SRAM1
256 KB
SRAM Controller
2
x
I2
S
PD
M/
PC
M
Audio
Subsystem
DMA
MMIO
US
B-
F
S
H
o
st
+
D
e
vi
c
e
F
S
/L
S
PH
Y
SRAM2
256 KB
SRAM Controller
DM
A
4 C
h
annel
DW
1
29 C
hannel
DW
0
29 C
hannel
LC
D
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from