![Creotech FMC masterFIP User Manual Download Page 21](http://html1.mh-extra.com/html/creotech/fmc-masterfip/fmc-masterfip_user-manual_2682742021.webp)
- 20 -
RST_N line
o
The RST_N line does not stall the transmission/ reception of data. It resets the TX_ERR
and WDG_N lines. Following from the WDG_N test described above, we activate the
fd_rst_n_o line and check that the td_wdgn_i goes inactive.
Possible errors:
Frame format, Frame size, Number of bytes, CRC, Preamble, Data field, Data control field
o
Incorrectly connected cables
o
Wrong speed configuration of SSSB231 (IC14)
o
Wrong speed of the nanoFIPdiag box
o
Faulty transformer (TR1)
o
Faulty SSSB231 (IC14)
o
Faulty soldering of FMC connector
CD_N during transmission, CD_N during idle, TX_ERR idle, TX_ERR during normal transmission,
TX_ERR corrupted transmission, WDG_N during correct transmission, WDG_N during long
transmission, WDG_N during idle, RST_N
o
Faulty SSSB231 (IC14)
o
Faulty soldering of IC14
o
Faulty soldering of FMC connector
Test 03
Lemo connector and buffer SN74LVC8T245PW (IC1) input/output test.
The table below describes the series of tests performed regarding the SN74LVC8T245PW (IC1) and its
associated pins. In bold we highlight the signal that mostly defines the output.
During all tests FPGA IO connected to EXT_SYN line is kept in High-Z state with internal pulldown resistor.
EXT_SYNC line is connected to USB Relay Box with Lemo cable to channel 1, that is connected to Vref
voltage. Voltage value is controlled via USB.
Table 5: Sequence of actions to test the SN74LVC8T245PW (IC1)
Test# OEn
EXT_SYN
C_DIR
EXT_SYNC
_TERM_E
N
USB
Relay
Box
Expected Result
Comment
#1
0
0 (input)
0
Low
Read "0" from the FPGA
EXT_SYN pin forced by
USB Relay Box
#2
0
0
0
High
Read "1" from the FPGA
EXT_SYN pin forced by
USB Relay Box.
Value read by FPGA follows
USB Relay Box voltage.
LEMO connector is checked.
#3
0
0
0
High
Read "1" from the FPGA
EXT_SYN pin forced by
USB Relay Box.
#4
0
0
1
High
Read "0" from the FPGA
EXT_SYN pin forced by
termination pulldown.
Value read by FPGA is pulled
low by termination no
matter USB Relay Box
voltage.
Termination line is checked.
#5
1
0
0
Low
Read "0" from the FPGA
EXT_SYN pin forced by