41
APPENDIX
BLOCK DIAGRAM
Basic
Timer
P1.3/BUZ
P1.5/TxD
P1.4/RxD
ADC0-ADC7
T1(CAP)
T1(PWM)
T0(CAP)
T0(PWM)
X
OUT
X
IN
OSC
BUZ
UART
ADC
Timer 1
Timer 0
P1.0-P1.5
T0, T1CK, T1,
BUZ, RxD, TxD
Port 0
P0.0-P0.7
Port I/O and Interrupt
Control
8/16-Kbyte
ROM
272-byte
Register
File
SAM87RC CPU
Port 1
Port 2
P2.0-P2.7
INT0-INT7
Port 3
P3.0-P3.7
ADC0-ADC7
Port 4
P4.0-P4.3
P4.4-P4.5
P0.1
P0.0
SDAT
/P4.3
SCLK
/P4.2
V
DD
/V
DD
V
SS
/V
SS
X
OUT
X
IN
V
PP
/TEST
P4.1
P4.0
S3P8475
(44-QFP)
Top-View
1
2
3
4
5
6
7
8
9
10
11
P4.4
P0.2
P0.3
P0.4
P0.5
P0.6
P0.7
P1.0/T0(CAP/PWM)
P1.1/T1CK
P1.2/T1(CAP/PWM)
P1.3/BUZ
44
43
42
41
40
39
38
37
36
35
34
P1.4/RxD
P1.5/TxD
P3.7/ADC7
P3.6/ADC6
P3.5/ADC5
P3.4/ADC4
P3.3/ADC3
P3.2/ADC2
P3.1/ADC1
P3.0/ADC0
AV
SS
33
32
31
30
29
28
27
26
25
24
23
RESETRESET
/
RESET
P2.0/INT0
P2.1/INT1
P2.2/INT2
P2.3/INT3
P2.4/INT4
P2.5/INT5
P2.6/INT6
P2.7/INT7
P4.5
AV
REF
12
13
14
15
16
17
18
19
20
21
22
NOTE:
The bolds indicate an OTP pin name.
Pin
Name
Pin
Type
Pin Description
Circuit
Number
Pin
Number
Share
Pins
P0.0–P0.7
I/O
Nibble-programmable I/O port for Schmitt trigger
input or push-pull, open-drain output. Pull-up
resistors are assignable by software.
E
2-1,
43-38
–
P1.0–P1.5
I/O
Bit-programmable I/O port for Schmitt trigger input
or push-pull output. Pull-up resistors are assignable
by software. Port 1 pin can also by used as
alternative function (T0, T1CK, T1, BUZ, RxD, TxD)
D
37-32
T0, T1CK,
T1, BUZ,
RxD, TxD
P2.0–P2.7
I/O
Bit-programmable I/O port for Schmitt trigger input
or push-pull output. Pull-up resistors are assignable
by software. Port 2 pins can also be used as
external interrupt.
D
13-20
INT0-
INT7
P3.0–P3.7
I/O
Bit-programmable I/O port for Schmitt trigger input
or push-pull output. Pull-up resistors are assignable
by software. Port 3 pins can also be used as A/D
converter by software.
F
24-31
ADC0-
ADC7
P4.0–P4.3
I/O
Bit-programmable I/O port for Schmitt trigger input
or push-pull, open-drain output. Pull-up resistors are
assingable by software.
E
11-10,
4-3
–
P4.4–P4.5
O
Push-pull output only
C
44, 21
–
X
IN,
X
OUT
–
Crystal or ceramic oscillator signal for system clock.
–
8, 7
–
RESET
I
System reset signal input pin.
B
12
–
TEST
I
Test signal input pin (for factory use only; muse be
connected to V
SS
)
–
9
–
AV
REF,
AV
SS
–
A/D converter reference voltage input and ground
–
22, 23
–
V
DD,
V
SS
–
Voltage input pin and ground
–
5, 6
–
T0
I/O
Timer 0 capture input or PWM output pin
D
37
P1.0
T1CK
I
Timer 1 external clock input pin
D
36
P1.1
T1
I/O
Timer 1 capture input or PWM output pin
D
35
P1.2
BUZ
O
200Hz-20kHz frequency output for buzzer sound
D
34
P1.3
RxD
I/O
UART receive and transmit input or output
D
33
P1.4
TxD
O
UART transmit output
D
32
P1.5
INT0-INT7
I
External interrupt input
E
13-20
P2.0-P2.7
ADC0-
ADC7
I
A/D converter input
F
24-31
P3.0-P3.7
S3P8475 Microproccessor
Summary of Contents for Personalized Amplification System
Page 3: ...3 THEORY OF OPERATION Figure 1 PS1 signal flow Diagram ...
Page 44: ...44 APPENDIX CS5361 AD Converter Pinout and Table ...
Page 45: ...45 APPENDIX CS8406 Digital Audio Interface Transmitter ...
Page 46: ...46 APPENDIX CS8416 Digital Audio Interface Receiver ...
Page 47: ...47 APPENDIX TDA8929T Digital Amplifier Controller ...
Page 48: ...48 APPENDIX TDA8927J Digital Power Amplifier ...
