38
APPENDIX
208-LEAD MQFP PIN
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
189
188
187
186
185
184
183
182
181
180
190
179
178
177
175
174
173
172
171
170
176
169
168
167
165
164
163
162
161
160
159
158
157
166
71
72
73
74
75
76
77
78
79
80
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
81
82
83
84
86
87
88
89
90
85
91
92
93
94
96
97
98
99
95
10
0
10
1
102
103
104
5
4
3
2
7
6
9
8
1
14
13
12
11
16
15
17
10
19
18
23
22
21
20
25
24
27
26
29
28
32
31
30
34
33
36
35
40
39
38
37
41
43
42
45
44
50
49
48
47
46
52
51
152
153
154
155
150
151
156
148
149
143
144
145
146
141
142
140
147
138
139
134
135
136
137
132
133
130
131
128
129
125
126
127
123
124
121
122
120
117
118
119
116
114
115
112
113
107
108
109
110
111
105
106
OO
BMSTR
PIN 1
IDENTIFIER
VDD
CS
SBTS
GND
WR
RD
GND
VDD
GND
REDY
SW
CPA
VDD
VDD
GND
ACK
MS0
MS1
GND
GND
MS2
MS3
FLAG11
VDD
FLAG10
FLAG9
FLAG8
GND
DATA0
DATA1
DATA2
VDD
DATA3
DATA4
DATA5
GND
DATA6
DATA7
DATA8
VDD
GND
VDD
DATA9
DATA10
DATA11
GND
DATA12
DATA13
NC
NC
DATA14
NC
IRQ2
IRQ1
IRQ0
GND
NC
NC
FLAG3
VDD
VDD
RSF0
GND
RCLK0
DR0A
DR0B
TFS0
TCLK0
VDD
GND
DT0A
DT0B
RFS1
GND
RCLK1
DR1A
DR1B
TFS1
TCLK1
VDD
VDD
DT1A
DT1B
PWM EVENT1
GND
PWM EVENT0
BR1
BR2
VDD
CLKIN
XTAL
VDD
GND
SDCLK1
GND
VDD
SDCLK0
DMAR1
DMAR2
HBR
GND
RAS
SDWE
VDD
DQM
SDCKE
SDA10
GND
DMAG1
DMAG2
HBG
GND
GND
BMS
BSEL
TCK
GND
TMS
TDI
TRST
TDO
EMU
ID0
ID1
NC
VDD
VDD
GND
GND
VDD
VDD
GND
GND
VDD
VDD
GND
GND
VDD
DATA15
GND
VDD
VDD
FLAG2
FLAG1
FLAG0
GND
ADDR0
ADDR1
ADDR2
VDD
VDD
ADDR3
ADDR4
ADDR5
GND
GND
ADDR6
ADDR7
ADDR8
VDD
GND
ADDR9
ADDR10
ADDR11
GND
VDD
ADDR12
ADDR13
ADDR14
VDD
ADDR15
ADDR16
ADDR17
GND
GND
ADDR18
ADDR19
ADDR20
VDD
ADDR21
ADDR22
ADDR23
GND
VDD
RESET
CAS
DATA16
DATA17
DATA18
DATA19
DATA20
DATA22
DATA21
NC
DATA23
DATA24
DATA25
DATA26
DATA27
DATA28
DATA29
DATA30
DATA31
FLAG7
FLAG6
FLAG5
FLAG4
NC = NO CONNECT
TOP VIEW
(Not to Scale)
ADSP-21065L
SPORT 1
4
IOP
REGISTERS
(MEMORY MAPPED)
CONTROL,
STATUS, TIMER
&
DATA BUFFERS
I/O PROCESSOR
INSTRUCTION
CACHE
32
48 BI
T
DATA
ADDR
TWO INDEPENDENT
DUAL-PORTED BLOCKS
PROCESSOR PORT
I/O PORT
BLOCK 0
BLOCK 1
JTAG
TEST &
EMULATION
7
HOST PORT
ADDR BUS
MUX
IOA
17
IOD
48
MULTIPROCESSOR
INTERFACE
DUAL-PORTED SRAM
EXTERNAL
PORT
DATA BUS
MUX
32
24
24
PM ADDRESS BUS
DM ADDRESS BUS
PM DATA BUS
DM DATA BUS
BUS
CONNECT
(PX)
DATA
REGISTER
FILE
1
6
40
BIT
BARREL
SHIFTER
ALU
MULTIPLIER
32
48
40
CORE PROCESSOR
DMA
CONTROLLER
PROGRAM
SEQUENCER
DAG2
8
4
24
SDRAM
INTERFACE
(I
2
S)
(2 Rx, 2Tx)
(2 Rx, 2Tx)
(I
2
S)
SPORT 0
DAG1
8
4
32
DATA
DATA
DATA
ADDR
ADDR
ADDR
Functional Block Diagram
ADSP-21065 Digital Signal Processor (DSP)
Pin
Pin
Pin
Pin
Pin
Pin
Pin
Pin
Pin
Pin
No.
Name
No.
Name
No.
Name
No.
Name
No.
Name
1
VDD
43
CAS
85
VDD
127
DATA28
169
ADDR17
2
RFS0
44
SDWE
86
DATA3
128
DATA29
170
ADDR16
3
GND
45
VDD
87
DATA4
129
GND
171
ADDR15
4
RCLK0
46
DQM
88
DATA5
130
VDD
172
VDD
5
DR0A
47
SDCKE
89
GND
131
VDD
173
ADDR14
6
DR0B
48
SDA10
90
DATA6
132
DATA30
174
ADDR13
7
TFS0
49
GND
91
DATA7
133
DATA31
175
ADDR12
8
TCLK0
50
DMAG 1
92
DATA8
134
FLAG7
176
VDD
9
VDD
51
DMAG 2
93
VDD
135
GND
177
GND
10
GND
52
HBG
94
GND
136
FLAG6
178
ADDR11
11
DT0A
53
BMSTR
95
VDD
137
FLAG5
179
ADDR10
12
DT0B
54
VDD
96
DATA9
138
FLAG4
180
ADDR9
13
RFS1
55
CS
97
DATA10
139
GND
181
GND
14
GND
56
SBTS
98
DATA11
140
VDD
182
VDD
15
RCLK1
57
GND
99
GND
141
VDD
183
ADDR8
16
DR1A
58
WR
100
DATA12
142
NC
184
ADDR7
17
DR1B
59
RD
101
DATA13
143
ID1
185
ADDR6
18
TFS1
60
GND
102
NC
144
ID0
186
GND
19
TCLK1
61
VDD
103
NC
145
EMU
187
GND
20
VDD
62
GND
104
DATA14
146
TDO
188
ADDR5
21
VDD
63
REDY
105
VDD
147
TRST
189
ADDR4
22
DT1A
64
SW
106
GND
148
TDI
190
ADDR3
23
DT1B
65
CPA
107
DATA15
149
TMS
191
VDD
24
PWM_EVENT1
66
VDD
108
DATA16
150
GND
192
VDD
25
GND
67
VDD
109
DATA17
151
TCK
193
ADDR2
26
PWM_EVENT0
68
GND
110
VDD
152
BSEL
194
ADDR1
27
BR1
69
ACK
111
DATA18
153
BMS
195
ADDR0
28
BR2
70
MS 0
112
DATA19
154
GND
196
GND
29
VDD
71
MS 1
113
DATA20
155
GND
197
FLAG0
30
CLKIN
72
GND
114
GND
156
VDD
198
FLAG1
31
XTAL
73
GND
115
NC
157
RESET
199
FLAG2
32
VDD
74
MS 2
116
DATA21
158
VDD
200
VDD
33
GND
75
MS 3
117
DATA22
159
GND
201
FLAG3
34
SDCLK1
76
FLAG11
118
DATA23
160
ADDR23
202
NC
35
GND
77
VDD
119
GND
161
ADDR22
203
NC
36
VDD
78
FLAG10
120
VDD
162
ADDR21
204
GND
37
SDCLK0
79
FLAG9
121
DATA24
163
VDD
205
IRQ 0
38
DMAR 1
80
FLAG8
122
DATA25
164
ADDR20
206
IRQ 1
39
DMAR 2
81
GND
123
DATA26
165
ADDR19
207
IRQ 2
40
HBR
82
DATA0
124
VDD
166
ADDR18
208
NC
41
GND
83
DATA1
125
GND
167
GND
42
RAS
84
DATA2
126
DATA27
168
GND
208-LEAD MQFP PIN CONFIGURATION
Summary of Contents for Personalized Amplification System
Page 3: ...3 THEORY OF OPERATION Figure 1 PS1 signal flow Diagram ...
Page 44: ...44 APPENDIX CS5361 AD Converter Pinout and Table ...
Page 45: ...45 APPENDIX CS8406 Digital Audio Interface Transmitter ...
Page 46: ...46 APPENDIX CS8416 Digital Audio Interface Receiver ...
Page 47: ...47 APPENDIX TDA8929T Digital Amplifier Controller ...
Page 48: ...48 APPENDIX TDA8927J Digital Power Amplifier ...