WARNING: The output stage may be damaged if triggered by an external signal at a
pulse repetition frequency greater than 20 kHz.
GATING MODES
Triggering can be suppressed by a TTL-level signal on the rear-panel GATE connector.
The instrument can be set to stop triggering when this input high or low, using the front-
panel gate menu or the appropriate programming commands. This input acts
synchronously. When gated, the output will complete the full pulse width if the output is
high, and then stop triggering. No pulses are truncated.
22
Summary of Contents for AVIR-3-B
Page 36: ...PCB 158R4 LOW VOLTAGE POWER SUPPLY...
Page 37: ...PCB 235B HIGH VOLTAGE DC POWER SUPPLY...
Page 42: ...PERFORMANCE CHECKSHEET 42...