Atmel SAM4S Series, Preliminary Data Sheet

Page: 446 / 1163

446
11100B–ATARM–31-Jul-12
SAM4S Series [Preliminary]
25.14 Asynchronous Page Mode
The SMC supports asynchronous burst reads in page mode, providing that the page mode is
enabled in the SMC_MODE register (PMEN field). The page size must be configured in the
SMC_MODE register (PS field) to 4, 8, 16 or 32 bytes.
The page defines a set of consecutive bytes into memory. A 4-byte page (resp. 8-, 16-, 32-byte
page) is always aligned to 4-byte boundaries (resp. 8-, 16-, 32-byte boundaries) of memory. The
MSB of data address defines the address of the page in memory, the LSB of address define the
address of the data in the page as detailed in
Table 25-4 .
With page mode memory devices, the first access to one page (t
pa
) takes longer than the subse-
quent accesses to the page (t
sa
) as shown in Figure 25-31 . When in page mode, the SMC
enables the user to define different read timings for the first access within one page, and next
accesses within the page.
Note: 1. “A” denotes the address bus of the memory device.
25.14.1 Protocol and Timings in Page Mode
Figure 25-31 shows the NRD and NCS timings in page mode access.
Figure 25-31. Page Mode Read Protocol (Address MSB and LSB are defined in Table 25-4 )
Table 25-4. Page Address and Data Address within a Page
Page Size Page Address
(1)
Data Address in the Page
4 bytes A[23:2] A[1:0]
8 bytes A[23:3] A[2:0]
16 bytes A[23:4] A[3:0]
32 bytes A[23:5] A[4:0]
A[MSB]
NCS
MCK
NRD
D[7:0]
NCS_RD_PULSE NRD_PULSE
NRD_PULSE
tsa tpa tsa
A[LSB]