Asus Aaeon PCM-CFS, User Manual

Page: 123 / 129

Appendix C – Digital I/O Ports 109
5.2
5
”
C
omp
act
Bo
ar
d
PC
M
-C
FS
GPIO7 Output Data Register – Index 81h (This byte could be also written by base a 3)
Bit Name R/W Reset Default Description
7 GPIO77_VAL R/W LRESET# 1
0: GPIO77 outputs 0 when in output mode
1: GPIO77 outputs 1 when in output mode
6 GPIO76_VAL R/W LRESET# 1
0: GPIO76 outputs 0 when in output mode
1: GPIO76 outputs 1 when in output mode
5 GPIO75_VAL R/W LRESET# 1
0: GPIO75 outputs 0 when in output mode
1: GPIO75 outputs 1 when in output mode
4 GPIO74_VAL R/W LRESET# 1
0: GPIO74 outputs 0 when in output mode
1: GPIO74 outputs 1 when in output mode
3 GPIO73_VAL R/W LRESET# 1
0: GPIO73 outputs 0 when in output mode
1: GPIO73 outputs 1 when in output mode
2 GPIO72_VAL R/W LRESET# 1
0: GPIO72 outputs 0 when in output mode
1: GPIO72 outputs 1 when in output mode
1 GPIO71_VAL R/W LRESET# 1
0: GPIO71 outputs 0 when in output mode
1: GPIO71 outputs 1 when in output mode
0 GPIO70_VAL R/W LRESET# 1
0: GPIO70 outputs 0 when in output mode
1: GPIO70 outputs 1 when in output mode
GPIO7 Pin Status Register – Index 82h (This byte could be also read by base a 3)
Bit Name R/W Reset Default Description
7 GPIO77_IN R - - The pin status of GPIO77/STB#
6 GPIO76_IN R - - The pin status of GPIO76/AFD#
5 GPIO75_IN R - - The pin status of GPIO75/ERR#
4 GPIO74_IN R - - The pin status of GPIO74/INIT#
3 GPIO73_IN R - - The pin status of GPIO73/SLIN#
2 GPIO72_IN R - - The pin status of GPIO72/ACK#
1 GPIO71_IN R - - The pin status of GPIO71/BUSY
0 GPIO70_IN R - - The pin status of GPIO70/PE/FANCTRL3/PWM_DAC3