Page 32 of 34
A8520E24A91 – User’s Manual
Release Date 02/27/12
2. After sending &H B0 00 on MOSI pin. Wait till MISO pin goes high. Note: Status
check/update is done between MISO and CSn pin going high. If this time is not
sufficient. This will lead to error in SWR read value.
Once BOOT_RESET is successful then switch to normal SPI operation mode.
Please refer to the TI CC8520 PurePath documentation for more information.
