background image

EVAL-ADuC7026 User Guide 

UG-669 

 

Rev. B | Page 11 of 16 

SCHEMATIC AND ARTWORK 

05032–004

JTAG

 CONNE

CTO

R

P

O

W

E

R

 S

U

P

P

L

IE

S

IR

Q0

R

E

S

E

T

DE

M

O

 CI

RCUI

T

ANALO

G I

NTE

RFACE

U1

 BY

P

AS

S

 CAP

ACI

T

O

RS

DIG

IT

AL I

NTE

RFACE

P

4

.5

P

4

.4

P

4

.3

P

4

.2

P

1

.1

P

1

.2

P

1

.3

P

1

.4

P

1

.5

P

4

.1

P

4

.0

P

1

.6

P

3

.6

P

0

.7

P

2

.0

P

0

.5

P

0

.4

P

3

.5

P

3

.4

P

3

.3

P

3

.2

P

3

.1

P

3

.0

P

0

.6

P

0

.0

P

4

.7

P

4

.6

P

1

.7

P

1

.0

S

E

RI

AL

 DO

W

NL

O

AD

DE

M

O

 CI

RCUI

T

P

4

.2

V

R

E

F

V

OC

M

LE

D

P

OT

ADC3

ADC4

IN

IN

+

UART

P

2

.6

N

/C

N

/C

TD

O

TD

I

T

M

S

TC

K

TR

S

T

C9

 AND C1

0

 NO

T

 P

O

P

UL

AT

E

D

P

2

.2

P

2

.1

P

2

.7

P

3

.7

P

0

.1

P

2

.3

P

0

.2

P

2

.4

P

0

.3

P

2

.5

C9

10n

F

C

10

10n

F

D3

1

ADC4

2

ADC5

3

ADC6

4

ADC7

5

ADC8

6

ADC9

7

ADC1

0

8

G

NDRE

F

9

ADCNE

G

10

DAC0

11

DAC1

12

DAC2

13

DAC3

14

T

M

S

15

TD

I

16

P

0

.1

17

P

2

.3

18

P

4

.6

19

P

4

.7

20

P

0

.0

21

P0

.6

22

TCK

23

TDO

24

P0

.2

25

IOGND

26

IOVD

D

27

LVD

D

28

DGNG

29

P3

.0

30

P3

.1

31

P3

.2

32

P3

.3

33

P2

.4

34

P0

.3

35

P2

.5

36

P2

.6

37

RS

T

38

P3

.4

39

P3

.5

40

P0

.4

41

P

0

.5

42

P

2

.0

43

P

0

.7

44

X

CL

KO

45

X

CL

KI

46

P

3

.6

47

P

3

.7

48

P

2

.7

49

P

2

.1

50

P

2

.2

51

P

1

.7

52

P

1

.6

53

IOGN

D

54

IOV

D

D

55

P

4

.0

56

P

4

.1

57

P

1

.5

58

P

1

.4

59

P

1

.3

60

P

1

.2

61

P1

.1

62

P1

.0

63

P4

.2

64

P4

.3

65

P4

.4

66

P4

.5

67

REF

GND

68

VR

EF

69

DACREF

70

DACGND

71

AGND

72

AGND

73

AVDD

74

AVDD

75

DACVDD

76

ADC11

77

ADC0

78

ADC1

79

ADC2

80

ADC3

U1

ADUC7

0

2

6

C

21

12p

F

C

20

12p

F

Y

1

32.

768kH

z

S

3

S

4

R

16

1kΩ

R

17

1kΩ

C19

470nF

C

24

0.

F

L1

R

20

270Ω

R

19

1.

5Ω

C7

22pF

D4

R

15

1kΩ

R

14

0Ω

3

+

2

1

U

4–A

AD8

6

0

6

ARZ

5

+

6

7

U

4–B

AD8

6

0

6

ARZ

8

V

+

4

V

U

4–C

8

+

IN

2

V

OC

M

1

IN

5

OU

T

4

+

OU

T

6

V

3

V

+

U3

A

D

8132

R

10

60.

4Ω

R

11

60.

4Ω

C8

22pF

R5

348Ω

R6

348Ω

R9

348Ω

R8

348Ω

C4

0.

F

C

11

470n

F

R22

100kΩ

R21

100kΩ

R

18

270Ω

C

12

0.

F

D1

R

12

270Ω

R

13

0Ω

CW

R1

C2

0.

F

R2

100Ω

R3

200Ω

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

S

1

S

W

8

D

IP

S

2

2

+

V

IN

5

T

R

IM

6

V

OU

T

4

GN

D

U2

A

D

R

291E

C3

0.

F

R7

24.

9Ω

R4

49.

9Ω

C6

0.

F

+

C5

10µ

F

+

C1

10µ

F

J1–1

J1–2

J1–3

J1–4

D2

J4Z

10

J4-

9

J4-

3

J4-

4

J4-

5

J4-

6

J4-

7

J4-

8

2

IN

7

S

D

3

GN

D

1

OU

T

U5

+

C

22

10µ

F

+

C

23

10µ

F

+

C

13

10µ

F

C

14

0.

F

+

C

15

10µ

F

C

16

0.

F

C

17

0.

F

+

C

18

10µ

F

J5–1

J5–2

J5–3

J5–4

R24

100kΩ

J2-

2

J2-

3

J2-

4

J2-

5

J2-

6

J2-

7

J2-

8

J2-

9

J2-

10

J2-

11

J2-

12

J2-

13

J2-

14

J2-

15

J2-

16

J2-

17

J2-

18

J2-

19

J2-

20

J2-

21

J2-

22

J2-

23

J2–24

J2-

25

J2-

26

J2-

27

J2-

28

J2-

29

J2-

30

J2-

31

J2-

32

J2-

33

J4-

2

J4-

11

J4-

12

J4-

13

J4-

14

J4-

15

J4-

16

J4-

17

J4-

18

J4-

19

J4-

20

J4-

1

J2-

34

J2-

35

J2-

36

J2-

37

J2-

38

J2-

39

J2-

40

J2-

41

J3-

1

J3-

2

J3-

3

J3-

4

J3-

5

J3-

6

J3-

7

J3-

8

J3-

9

J3-

10

J3-

11

J3-

12

J3-

13

J3-

14

J3-

15

J3-

16

J3-

17

J3-

18

J3-

19

J3-

20

J3-

21

J3-

22

J3-

23

J3-

24

J2-

1

J2–42

V

DDI

O

V

DDI

O

AV

DD

AV

DD

V

DDI

O

V

DDI

O

V

DDI

O

AV

DD

AV

DD

AV

DD

V

DDI

O

AV

DD

V

DDI

O

DG

ND

AV

DD

V

DDI

O

AD13 
AD12 
AD11 
AD10

AD8

AD7 
AD6

AD1

4

AD0

AD1

AD2

AD3

AD4

AD5

WS

RS

MS

0

AV

DD

AV

DD

AD9

V

DDI

O

AE

V

DDI

O

V

DDI

O

B

LE

BHE

AV

DD

AG

ND

V

R

E

F

DACRE

F

ADC0

ADC1

ADC2

ADC3

ADC4

ADC5

ADC6

ADC7

ADC8

ADC9

ADC1

0

ADC1

1

D

IF

F

V

OC

M

DAC0

DAC1

DAC2

DAC3

ADCNE

G

AG

ND

DG

ND

DG

ND

AD1

5

MS

1

 

Figure 5. Evaluation Board Schematic 

Summary of Contents for EVAL-ADuC7026

Page 1: ...e code QUICKSTART PLUS DEVELOPMENT SYSTEM KIT CONTENTS ADuC7026 evaluation board mIDAS Link JTAG emulator USB cable Serial download cable International power supply CD containing evaluation software ADuC7026 data sheet example code GENERAL DESCRIPTION This user guide which replaces AN 744 refers to revision B2 of the ADuC7026 MicroConverter evaluation boards Two models of the development kit are a...

Page 2: ... Options 5 S1 1 VREF 5 S1 2 VOCM 5 S1 3 POT 5 S1 4 ADC3 5 S1 5 VIN 5 S1 6 VIN 5 S1 7 ADC4 5 S1 8 LED 5 External Connectors 6 Analog I O Connector J3 6 Power Supply Connector J5 6 Emulation Connector J4 6 Serial Interface Connector J1 6 Digital I O Connector J2 6 External Memory Interface 8 Connections 8 Potentiometer Demonstration Circuit 10 Schematic and Artwork 11 Bill of Materials 13 REVISION H...

Page 3: ...r to the J4 connector CRYSTAL CIRCUIT The board is fitted with a 32 768 kHz crystal from which the on chip PLL circuit can generate a 41 78 MHz clock EXTERNAL REFERENCE ADR291 The external 2 5 V Reference Chip U2 has two functions It is provided on the evaluation board to demonstrate the external reference option of the ADuC7026 but its main purpose is to generate the VOCM voltage of the different...

Page 4: ...ered with a single ended to differential op amp on board with the AD8132 used to evaluate the ADC in fully differential mode ADC2 and ADC5 to ADC11 are not buffered Be sure to follow the data sheet recommendations when connecting signals to these inputs DAC1 can be used to control the brightness of the LED D1 when connected via the S1 switch GENERAL PURPOSE PROTOTYPE AREA General purpose prototype...

Page 5: ...t on Header J3 S1 4 ADC3 Function Brings out ADC3 Pin 80 on Header J3 Use Slide S1 4 to the on position to connect ADC3 of Header J3 directly to the ADC3 pin Pin 80 of the ADuC7026 Slide S1 4 to the off position to disconnect ADC3 of Header J3 from the ADC3 pin Pin 80 of the ADuC7026 S1 5 VIN Function Connects the OUT pin of the single ended to differential op amp AD8132 to ADC3 S1 5 and S1 6 must...

Page 6: ...DAS link provided in the ADuC7026 QuickStart Plus development system only SERIAL INTERFACE CONNECTOR J1 Connector J1 provides a simple connection of the evaluation board to the PC via a PC serial port cable provided with the ADuC7026 development system DIGITAL I O CONNECTOR J2 Connector J2 provides external connections for all GPIOs The pinout of the connector is shown in Table 3 Table 2 Pin Funct...

Page 7: ... RS PLAO 7 J2 17 P2 1 PWM0H WS PLAO 6 J2 18 P2 7 PWM1L MS3 J2 19 P3 7 PWMSYNC AD7 PLAI 15 J2 20 P3 6 PWMTRIP AD6 PLAI 14 J2 21 P0 7 ECLK XCLK SIN PLAO 4 Pin No Pin Description J2 22 P2 0 CONVSTART SOUT PLAO 5 J2 23 P0 5 IRQ1 ADCBUSY MS0 PLAO 2 J2 24 P0 4 IRQ0 PWMTRIP MS1 PLAO 1 J2 25 P3 5 PWM2L AD5 PLAI 13 J2 26 P3 4 PWM2H AD4 PLAI 12 J2 27 P2 6 PWM1H MS2 J2 28 P2 5 PWM0L MS1 J2 29 P0 3 TRST A16 A...

Page 8: ...g to slower memory if required CONNECTIONS Table 4 Connection Description Controls RS WS and AE are the minimum control signals of any memory interface MS0 and MS1 memory select signals are connected to the CE of the SRAM and the flash respectively to enable the memory when necessary BHE and BLE allows the high or low byte of the 16 bit SRAM to be selected Data 16 bits of address data AD 15 0 are ...

Page 9: ... GND 4 GND U7 74LVT16373ADGG C25 0 1µF C26 0 1µF C27 0 1µF C28 0 1µF C29 0 1µF C30 0 1µF 2 A0 3 A1 4 A2 5 A3 6 A4 7 A5 9 A6 10 A7 11 A8 12 VSS 13 A9 14 A10 15 A11 17 A12 18 A13 19 A14 20 A15 22 WE 23 VCC 27 CE 28 O15 29 O14 30 O13 31 O12 32 O11 34 O10 35 O9 36 O8 37 VSS 38 O7 39 O6 40 O5 42 O4 43 O3 44 O2 45 O1 46 O0 47 OE U6 AT29LV1024 C31 0 1µF R23 0Ω AD 0 15 VDDIO ADR 0 15 ADR0 ADR1 ADR2 ADR3 A...

Page 10: ...ccompanying CD the variation in the potentiometer resistance can be seen on the output LED Note that the internal and external reference are 2 5 V which gives an ADC input range of 0 V to 2 5 V in single ended mode The potentiometer can give a voltage between 0 V and AVDD 3 3 V AVDD AVDD APPLICATION CODE DAC ADC 05032 003 Figure 4 Circuit Diagram of the RTD Circuit ...

Page 11: ...20 270Ω R19 1 5Ω C7 22pF D4 R15 1kΩ R14 0Ω 3 2 1 U4 A AD8606ARZ 5 6 7 U4 B AD8606ARZ 8 V 4 V U4 C 8 IN 2 VOCM 1 IN 5 OUT 4 OUT 6 V 3 V U3 AD8132 R10 60 4Ω R11 60 4Ω C8 22pF R5 348Ω R6 348Ω R9 348Ω R8 348Ω C4 0 1µF C11 470nF R22 100kΩ R21 100kΩ R18 270Ω C12 0 1µF D1 R12 270Ω R13 0Ω CW R1 C2 0 1µF R2 100Ω R3 200Ω 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 S1 SW8DIP S2 2 VIN 5 TRIM 6 VOUT 4 GND U2 ADR291...

Page 12: ...UG 669 EVAL ADuC7026 User Guide Rev B Page 12 of 16 05032 005 Figure 6 Evaluation Board Silkscreen ...

Page 13: ... 005 Farnell C9 C10 2 10 nF Surface mount ceramic capacitor 0603 case 301 9561 Farnell C11 C19 2 470 nF Surface mount ceramic capacitor 0603 case 318 8851 Farnell C20 C21 2 12 pF Surface mount ceramic capacitor 0603 case 721 979 Farnell R1 1 10 kΩ potentiometer 0 25W 4 series 4 mm 4 mm square TS53YJ 10K 20 TR lead free Vishay R2 1 100 Ω Surface mount resistor 0603 case 933 2375 Farnell R3 1 200 Ω ...

Page 14: ...UG 669 EVAL ADuC7026 User Guide Rev B Page 14 of 16 NOTES ...

Page 15: ...EVAL ADuC7026 User Guide UG 669 Rev B Page 15 of 16 NOTES ...

Page 16: ...for any reason Upon discontinuation of use of the Evaluation Board or termination of this Agreement Customer agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS Customer may not disassemble decompile or reverse engineer chips on the Evaluation Board Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board inclu...

Reviews: