Analog Devices EVAL-ADIN1200 User Manual Download Page 19 | Manualshive

Page: 19 / 29

background image

EVAL-ADIN1200FMCZ

User Guide

UG-1673

Rev. 0 | Page 19 of 29

EVALUATION BOARD SCHEMATICS AND ARTWORK

P

H

Y

S

P

E

E

D

C

O

N

F

IG

U

R

AT

IO

N

R

E

S

IS

T

O

R

S

M

A

C I

NT

E

RF

A

CE

CO

NF

IG

URA

T

IO

N RE

S

IS

T

O

RS

C

L

O

S

E

T

O

D

U

T

A

S

P

O

S

S

IB

L

E

P

L

A

C

E

C

A

P

A

C

IT

O

R

C

3

A

N

D

T

P

A

S

M

O

DE

3

A

ND M

O

DE

4

O

F

DI

O

DE

S

W

IL

L

B

E

CO

NNE

CT

E

D O

N T

HE

P

CB

M

O

DE

1

A

ND M

O

DE

2

P

H

Y

_

A

D

2

P

HY

A

DDRE

S

S

CO

NF

IG

URA

T

IO

N RE

S

IS

T

O

RS

P

H

Y

A

D

_

1

M

A

C

IF

_

S

E

L

0

M

A

C

IF

_

S

E

L

1

P

H

Y

_

A

D

0

P

L

A

C

E

R

E

S

IS

T

O

R

S

AT

A

L

O

C

A

T

IO

N

T

H

A

T

A

L

L

O

W

S

E

A

SY

A

C

C

E

S

S

T

O

M

O

D

IF

Y

C

O

N

F

IG

U

R

A

T

IO

N

A

DD S

IL

K

S

CRE

E

N S

HO

W

ING

W

HI

CH RE

S

IS

T

O

R I

S

0

(

P

UL

L

DO

W

N)

A

ND W

HI

CH O

NE

I

S

1

(

P

UL

L

UP

)

A

U

T

O M

D

IX

C

ON

F

IG R

E

GIS

T

E

R

S

P

H

Y

_

A

D

3

L

E

D

0

C

ON

F

IGU

R

A

T

ION

P

L

A

C

E

T

E

S

T

P

O

IN

T

A

S

C

L

O

S

E

T

O

D

U

T

A

S

P

O

S

S

IB

L

E

P

L

A

C

E

T

E

S

T

P

O

IN

T

A

S

C

L

O

S

E

T

O

D

U

T

A

S

P

O

S

S

IB

L

E

P

L

A

C

E

C

L

O

S

E

T

O

R

E

SE

T

_

N

P

IN

T

H

A

T

N

O

S

T

U

B

S

A

R

E

C

R

E

A

T

E

D

O

N

L

Y

O

N

E

S

E

T

T

V

S

D

IO

D

E

T

O

B

E

C

O

N

N

E

C

T

E

D

I

N

S

U

C

H

A

W

A

Y

S

O

C

R

Y

S

T

A

L

A

N

D

C

A

P

S

T

O

B

E

P

L

A

C

E

D

O

N

T

O

P

O

F

B

O

A

R

D

, C

L

O

S

E

A

S

P

O

S

S

IB

L

E

T

O

P

IN

S

O

P

T

IO

N

T

O

D

R

IV

E

X

T

A

L

_

I F

R

O

M

E

X

T

E

R

N

A

L

S

O

U

R

C

E

(

S

M

A

O

R

F

M

C

)

NO

T

E

0

O

HM

CO

NNE

CT

IO

N T

O

F

M

C CO

NNE

CT

O

R O

N P

A

G

E

4

O

F

S

CHE

M

A

T

IC

0.

01µ

F

0.

1µ

F

0.

01µ

F

0.

1µ

F

25.

000M

H

Z

S

P

0504S

H

T

G

P

T

S

830 G

M

140 S

M

T

R

LF

S

DNI

1.

5k

Ω

DNI

0.

1µ

F

1

µF

1.

5k

Ω

B

C

817

C

S

-4-

12X

T

A

DNI

0.

1µ

F

3.

01k

Ω

390Ω

0.

01µ

F

0.

1µ

F

DNI

12pF

12pF

1kΩ

0.

01µ

F

100k

Ω

DNI

DNI

DNI

0

0Ω

4.

7µ

F

1

µF

4.

7µ

F

10k

Ω

C

S

-4-

14N

A

56k

Ω

10k

Ω

10k

Ω

0Ω

10k

Ω

DNI

DNI

DNI

DNI

10k

Ω

DNI

DNI

10k

Ω

10k

Ω

DNI

10k

Ω

DNI

DNI

10k

Ω

DNI

56k

Ω

10k

Ω

56k

Ω

10k

Ω

10k

Ω

DNI

5-

1814832-

1

0

DNI

10k

Ω

10k

Ω

C

S

-4-

14N

A

56k

Ω

10k

Ω

10k

Ω

56k

Ω

10k

Ω

10k

Ω

56k

Ω

10k

Ω

1M

Ω

0Ω

0Ω

10k

Ω

DNI

10k

Ω

DNI

10k

Ω

10k

Ω

DNI

10k

Ω

A

D

IN

1200

C

S

-4-

14N

A

10k

Ω

DNI

C

91

C5

S

1

LD

O

_C

A

P

U1

C3

C1

C2

R1

LED

_0

R

26

C9

R

28

R

27

R9

R8

C

28

C

26

INT

_N

GPC

LK

C

11

C

12

R

53

LIN

K_S

T

R

192

R

34

R

104

R

193

DS1

R43

Q2

S

4

R

196

R

103

R

117

22009-037

R

116

R

118

R

209

R

207

R

194

S

9

R

206

R

197

R

208

R

195

GND1

J1

R

145

S

2

R

114

R

115

R

51

R

39

S

3

C

63

R

120

R

107

R

106

C

38

C

36

C

37

C

34

C

10

C41

R

19

C42

Y

1

R

24

R

40

R

33

R

37

R

38

R

31

R

32

R

29

R

30

R

23

R

22

D3

V

DDI

O

XT

AL_O

M

D

I_1_P

X

T

A

L_O

R

S

TN

A

V

D

D

3

P

3

R

E

S

E

T

V

DDI

O

M

OD

E

4

M

OD

E

3

M

OD

E

2

M

OD

E

1

P

H

Y

_C

F

G

0_M

O

D

E

1

P

H

Y

_C

F

G

0_M

O

D

E

2

P

H

Y

_C

F

G

0_M

O

D

E

3

P

H

Y

_C

F

G

0_M

O

D

E

4

A

V

D

D

3

P

3

TX

_CT

L/T

X_E

N

RX_

CTL

/RX

_DV

RXC/

RX_

CLK

RXD_

0

RXD_

1

RX

D_

2

TX

C/T

X_C

LK

XT

AL_I

LE

D

_0

A

V

D

D

3

P

3

P

H

Y

_C

F

G

0_M

O

D

E

4

A

V

D

D

3

P

3

T

X

D

_0

T

X

D

_1

T

X

D

_2

T

X

D

_3

GN

D

X

T

A

L_I

AV

DD

3P

3

RE

XT

LE

D

_0

P

H

Y

_

C

F

G

0

INT

_

N/

CRS

G

P

_

C

L

K

/R

X

_

E

R

LI

N

K

_S

T

V

DDI

O

VDDI

O

VDDI

O

M

D

I_1_N

LE

D

_0

LD

O

_C

A

P

P

A

D

2

M

D

C

M

D

IO

RX

D_

3

A

V

D

D

3

P

3

V

DDI

O

V

DDI

O

P

H

Y

_C

F

G

1_M

O

D

E

1

P

H

Y

_C

F

G

0_M

O

D

E

2

P

H

Y

_C

F

G

0_M

O

D

E

1

M

D

IX

_

M

OD

E

RX

D_

0

V

DDI

O

P

H

Y

_C

F

G

1_M

O

D

E

1

P

H

Y

_C

F

G

1_M

O

D

E

2

P

H

Y

_C

F

G

1_M

O

D

E

3

P

H

Y

_C

F

G

1_M

O

D

E

4

LI

N

K

_S

T

P

H

Y

_

C

F

G

1

P

H

Y

_C

F

G

1_M

O

D

E

4

M

OD

E

1

V

DDI

O

V

DDI

O

V

DDI

O

RX

C/

RX

_

CL

K

RX

_

CT

L

/RX

_

DV

V

DDI

O

RX

D_

3

V

DDI

O

V

DDI

O

P

H

Y

_C

F

G

1_M

O

D

E

3

M

OD

E

4

V

DDI

O

V

DDI

O

M

OD

E

3

M

D

I_0_N

M

D

I_0_P

P

H

Y

_C

F

G

1_M

O

D

E

2

P

H

Y

_C

F

G

0_M

O

D

E

3

M

OD

E

2

RX

D_

1

RX

D_

2

G

P

_

C

L

K

/R

X

_

E

R

V

DDI

O

LED

0_

AV

DD

3P

3

MD

I_1_N

MD

I_1_P

MD

I_0_N

MD

I_0_P

A

V

D

D

3

P

3

E

X

T

_C

LK

2

1

3

1

7

8

32

25

4

3

2

1

31

30

23

24

26

27

28

29

10

6

P

A

D

3

PA

D2

P

A

D

1

19

13

14

11

12

18

20

16

22

17

21

5

15

9

1

1

1

1

AC

2

3

1

4

3

2

1

5

6

4

3

2

1

5

6

1

5

4

3

2

1

4

3

2

1

4

3

2

1

5

6

3

1

42

5

6

4

3

1

2

P

A

D

PA

D

P

A

D

VDDI

O

TX

C/T

X_C

LK

TX

_CT

L/T

X_E

N

RX

_C

TL

/R

X_

DV/

CR

S_

DV

/M

AC

IF

_S

EL

1

RX

C/R

X_

CL

K/M

AC

IF

_S

EL

0

RX

D_

0/P

HY

AD

_0

RX

D_

1/P

HY

AD

_1

VDDI

O

R

X

D

_

2

/P

H

Y

A

D

_

2

R

X

D

_

3

/P

H

Y

A

D

_

3

LD

O

_C

A

P

GP

_

C

L

K

/R

X

_

E

R

/M

D

IX

_

M

OD

E

L

IN

K

_

S

T

/P

H

Y

_

C

F

G

1

M

D

IO

M

D

C

INT

_

N/

CRS

LED

_0/C

OL/

TX

_ER

/P

HY

_CF

G0

AV

DD

_3

P3

MD

I_1_N

MD

I_1_P

MD

I_0_N

MD

I_0_P

RE

XT

AV

DD

_3

P3

X

T

A

L_I

/C

LK

_I

N

/R

E

F

_C

LK

X

T

A

L_O

R

E

S

E

T

_

N

GN

D

T

X

D

_3

T

X

D

_2

T

X

D

_1

T

X

D

_0

NC

NC

NC

V

C

C

I/O1

I/O4

I/O3

I/O2

GN

D

IN

/OU

T

GN

D

IN

/OU

T

Figure 37. PHY Schematic

«
...
17
18
19
20
21
...
»

Summary of Contents for EVAL-ADIN1200

Page 1: ...vailable to download on the ADIN1200 product page DOCUMENTS NEEDED ADIN1200 data sheet GENERAL DESCRIPTION The EVAL ADIN1200FMCZ allows simplified evaluation of the key features of the ADIN1200 robust industrial low power 10 Mbps and 100 Mbps Ethernet physical layer PHY The EVAL ADIN1200FMCZ is powered by a single external 5 V supply rail that can be supplied either via the EXT_5V connector or via...

Page 2: ...e Evaluation Software 10 Board Display Showing Connected EVAL ADIN1200FMCZ Hardware 11 User Buttons Section 11 Link Properties Tab 11 Register Access Tab 12 Clock Pin Control Tab 13 Loopback Tab 13 Test Modes Tab 13 FrameGenerator Checker 13 Cable Diagnostics Tab 14 Activity Information Window and Linking Status 15 Activity Log Information Section 15 Loading a Script File 15 Troubleshooting 17 Sof...

Page 3: ...EVAL ADIN1200FMCZ User Guide UG 1673 Rev 0 Page 3 of 29 EVAL ADIN1200FMCZ WITH OPTIONAL MDIO INTERFACE DONGLE CONNECTED 22009 001 Figure 1 ...

Page 4: ...e ADIN1200 in IEEE 802 3 test modes establish links with a link partner and evaluate the performance of the chip In standalone mode power the EVAL ADIN1200FMCZ with a 5 V supply at the EXT_5V connector Alternatively the EVAL ADIN1200FMCZ has an FMC low pin count LPC connector that can be plugged into an FPGA development board When used with an FPGA board the media independent interfaces MIIs clock...

Page 5: ...e 3 and Mode 4 1 JP2 Mode 1 and Mode 2 2 MODE 3 AND MODE 4 MODE 1 AND MODE 2 R192 100kΩ R110 0Ω AVDD3P3 BC817 Q2 1 2 3 S1 LED_0 A C DS1 2 3 1 R193 10Ω R191 0Ω R43 390Ω 22009 002 Figure 2 Hardware LED_0 Pin Configuration MDIO INTERFACE The MDIO interface dongle can be accessed directly through the P5 connector to connect the MDIO interface to the PHY The MDIO interface dongle also allows interfacin...

Page 6: ...esets the on board ADuCM3029 BOTTOM TOP S5 S6 USB ADuCM3029 22009 005 Figure 5 Overview of MDIO Interface Dongle CONFIGURATION PINS SETUP The EVAL ADIN1200FMCZ default configuration and configuration options are detailed in Table 5 The ADIN1200 configuration settings can be changed by manipulating the resistors listed in the right column See the ADIN1200 data sheet for more details on all availabl...

Page 7: ...o provide the various configuration options see the ADIN1200 data sheet Downspeed EDPD Energy Efficient Ethernet EEE Software Power Down Forced Speed LED_0 COL TX_ER PHY_CFG0 Default configuration S3 1 or 2 for the PHY_CFG1 function note that the EVAL ADIN1200FMCZ boards are shipped in pairs with one board set to 1 and the other set to 2 S4 4 for the PHY_CFG0 function and S1 1 for the LED_0 functi...

Page 8: ...The MDIO interface dongle uses the FT232RQ for UART to USB communication The MDIO interface dongle requires the installation of drivers for the FTDI Chip USB UART IC Locate and install this driver separately These drivers are available at the FTDI website Ethernet PHY Software GUI Installation To install the Ethernet PHY software GUI take the following steps 1 Launch the installer file to begin th...

Page 9: ...MODEL_NUM to determine what device is connected and configure the software GUI accordingly ADIN1200 or ADIN1300 INITIAL SETUP To set up the EVAL ADIN1200FMCZ and use it with the Ethernet PHY software GUI take the following steps 1 Connect a 5 V power supply to the EVAL ADIN1200FMCZ via the EXT_5V connector or the 5 V barrel connector 2 Connect the USB cable to the MDIO interface dongle 3 Connect t...

Page 10: ...ice registers 5 Clock Pin Control tab Controls which clock is applied to the GP_CLK RX_ER MDIX_MODE pin 6 Loopback tab Controls the various loopback modes 7 Test Modes tab Provides access to the various test modes on the device 8 FrameGenerator Checker tab Configures and enables the frame generator and frame checker 9 Cable Diagnostics tab Provides easy access to the cable diagnostics features on ...

Page 11: ...are grey and disabled Disable or Enable Linking Click Disable Linking to disable linking when a link is up The button changes from Disable Linking to Enable Linking Click Enable Linking to enable linking Restart Linking If the software configuration has been changed click Restart Linking to restart the linking process with the new config uration If the link is already established the link is first...

Page 12: ...number of attempts to bring up a link at the highest advertised speed Downspeed Retries sets the number of times the PHY attempts to bring up a link The default is four attempts MDIX use the dropdown menu to choose Auto MDIX FixedMDI or FixedMDIX FixedMDI and FixedMDIX not shown in Figure 18 Energy Detect PowerDown Mode use the dropdown menu to choose Disabled Enabled or EnabledWithPeriodicPulseTx...

Page 13: ...functions in the device Select the appropriate test mode and click Execute Test see Figure 24 22009 024 Figure 24 Test Modes Tab FRAMEGENERATOR CHECKER This tab provides access to the frame generator and frame checker features of the ADIN1200 see Figure 25 Control the number of frames generated by the generator the frame length and the content of the frame within this tab Choose to have the frame ...

Page 14: ...e measurements are displayed in the main Link Properties tab The features in the Cable Diagnostics tab see Figure 27 are available to run when the link is disabled such as checking for short circuits checking for open circuits and identifying the distance to the first fault see Figure 29 The LINK_EN bit must be clear to run these checks 22009 027 Figure 27 Cable Diagnostics Configuration with Link...

Page 15: ...al PHY which indicates the various reads writes and information on whether a link is established When the frame generator is enabled this window shows the frame generator activity The board identification is recorded with each bit field change to clarify which device is being addressed 22009 033 Figure 33 Activity Log Showing Device Status To clear the activity log right click and then click Clear...

Page 16: ...lly Create the sequence of write commands using a text editor Ensure that the exact syntax is copied and match the register names with those in the data sheet to prevent errors reported in the activity log Give the script a unique name When the SftPd Down Up routine is selected see the following example Name SftPd Down Up RegisterAccesses MemoryMap GEPhy RegisterName SftPd Value 1 MemoryMap GEPhy ...

Page 17: ...r to the MDIO interface dongle the GUI may not properly establish communications with the MDIO interface dongle The GUI polls for the MDIO interface dongle regularly and if an error in the MDIO interface dongle communications is found it is flagged in the Activity Log section and highlighted in red font as shown in Figure 36 The message also includes a prompt explaining how to resolve the issue In...

Page 18: ...I Interface Traces running from the MDI_x_P or MDI_x_N pins of the ADIN1200 to the magnetics must be on the same side of the EVAL ADIN1200FMCZ no vias kept as short as possible less than 1 inch in length and individual trace impedance of these tracks must be kept below 50 Ω with a differential impedance of 100 Ω for each pair The same recommendations apply for traces running from the magnetics to ...

Page 19: ... C11 C12 R53 LINK_ST R192 R34 R104 R193 DS1 R43 Q2 S4 R196 R103 R117 22009 037 R116 R118 R209 R207 R194 S9 R206 R197 R208 R195 GND1 J1 R145 S2 R114 R115 R51 R39 S3 C63 R120 R107 R106 C38 C36 C37 C34 C10 C41 R19 C42 Y1 R24 R40 R33 R37 R38 R31 R32 R29 R30 R23 R22 D3 VDDIO XTAL_O MDI_1_P XTAL_O RSTN AVDD3P3 RESET VDDIO MODE4 MODE3 MODE2 MODE1 PHY_CFG0_MODE1 PHY_CFG0_MODE2 PHY_CFG0_MODE3 PHY_CFG0_MODE...

Page 20: ...re 38 Magnetics PLACEHOLDERS FOR ADDITIONAL DECOUPLING ADP223 MAX VIN 5 5V ALONG THE SUPPLY TRACE ADP223 PLACE VIN AND VOUT CAPACITORS AS CLOSE AS POSSIBLE TO THE PINS INSERTED RESISTOR FOOTPRINT CAN BE USED FOR CURRENT MEASUREMENTS INSERTED CHANGE R16 TO 280K FOR VDDIO 3 3V CHANGE R16 TO 130K FOR VDDIO 1 8V VDDIO DEFAULT IS 2 5V MAX INPUT VOLTAGE 5 5V VOUT1 AVDD3P3 0 5 1 280K 50K VOUT2 VDDIO 2 5V...

Page 21: ...LINK_ST GP_CLK RX_ER LED_0 LED_A LED_B GA0 SCL 3P3_FPGA TXCTL MDIO MDC MDC_FMC MDIO_FMC RESET VDDIO 3P3 AUX 3P3 AUX GA1 SCL TXD3 RX_CTL RX_DV TXD1 RXD_1 RX_CTL RX_DV RXC RX_CLK RXD_1 RXD_0 TX_CTL TX_EN TXC TX_CLK TXD_3 TXD_2 TXD_1 SW_1 TXD0 RXD_2 RXCTL RXDV MDC_FMC MDIO_FMC TXD_2 RXD1 RESET LED_0 INT_N CRS SW_4 CON CRS IO_SCL SW_6 SW_5 IO_SDA LED_A TXD_0 VIO RXD_0 LED_0 RXD_2 RXD_3 TXD_0 RXD2 CON ...

Page 22: ...1 1 4 5 3 2 1 1 19 14 15 30 26 2 32 3 18 28 27 29 25 23 13 12 5 20 17 4 PAD 31 6 7 8 9 11 10 21 22 24 16 5 4 3 2 1 G2 G1 3 2 1 8 7 6 4 PAD 5 AC 3 1 42 1 2 4 3 2 1 4 3 2 1 1 1 1 1 1 52 51 47 50 13 12 9 11 10 7 6 49 34 8 1 14 58 57 41 46 5 4 25 3 2 36 35 45 37 55 54 53 56 31 30 33 29 32 44 62 61 59 60 63 PAD 24 26 43 42 38 27 28 15 48 64 39 40 23 22 21 20 19 18 17 16 A C B VCC A GND Y VCC VCCIO CBUS...

Page 23: ...EVAL ADIN1200FMCZ User Guide UG 1673 Rev 0 Page 23 of 29 22009 042 Figure 42 Schematic Silkscreen Top 22009 043 Figure 43 Schematic Silkscreen Bottom ...

Page 24: ...UG 1673 EVAL ADIN1200FMCZ User Guide Rev 0 Page 24 of 29 22009 044 Figure 44 Top Layer 22009 145 Figure 45 Layer 2 Ground Layer ...

Page 25: ...EVAL ADIN1200FMCZ User Guide UG 1673 Rev 0 Page 25 of 29 22009 045 Figure 46 Layer 3 Power and Ground Layer 22009 046 Figure 47 Layer 4 Bottom Layer ...

Page 26: ...ration 2 C75 C82 Capacitor 20 pF 16 V 5 C0402 C0G 0402YA200JAT2A AVX Corporation 2 C83 C84 Capacitor 0 47 μF 35 V 10 C0603 X7R GMK107B7474KAHT TAIYO YUDEN 2 C86 C88 Capacitor 2 2 μF 50V 10 C0805 X7R UMK212BB7225KG T TAIYO YUDEN 1 D3 6 V SOT23_6 TVS array low capacitance electrostatic discharge ESD protection SP0504SHTG Littelfuse Inc 3 DS1 DS4 DS5 1 7 V LED red clear 660 nm SML LX0805SRC TR Lumex ...

Page 27: ...1000C Panasonic 1 R149 Resistor 82 kΩ 1 R0603 MC 0 063W 0603 1 82K Multicomp SPC 1 R16 Resistor 200 kΩ 1 R0603 ERJ 3EKF2003V Panasonic 1 R192 Resistor 100 kΩ 1 R0603 RC0603JR 07100KL Yageo 1 R193 Resistor 10 kΩ 1 R0402 ERJ 2RKF1002X Panasonic 4 R2 to R5 Resistor 75 Ω 1 R0603 ERJ 3EKF75R0V Panasonic 1 R43 Resistor 390 Ω 5 R0402 ERJ 2GEJ391X Panasonic 2 R7 R46 Resistor 470 Ω 1 R0402 RC0402FR 07470RL...

Page 28: ...er 15 12V_FPGA GND1 GND3 GND5 GPCLK INT_N LDO_CAP LED_0 LINK_ST MDC MDIO P9 P10 P11 SUPPLY Test point do not insert 1405 2 Keystone Electronics 5 C5 C6 C18 C55 C92 Capacitor 0 1 μF 16 V 10 C0402 X7R 530L104KT16T American Technical Ceramics 4 C33 C45 C91 C99 Capacitor 0 01 µF 25 V 10 0402 X7R TDK C1005X7R1E103K050EB 1 J1 PCB connector straight SubMiniature Version A SMA TE Connectivity LTD 5 181483...

Page 29: ...ose or transfer any portion of the Evaluation Board to any other party for any reason Upon discontinuation of use of the Evaluation Board or termination of this Agreement Customer agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS Customer may not disassemble decompile or reverse engineer chips on the Evaluation Board Customer shall inform ADI of any occurred damages or ...

Reviews:

No comments

Related manuals for EVAL-ADIN1200

Brand: Faytech Pages: 2

Brand: Texas Instruments Pages: 19

Brand: Gigabyte Pages: 96

Brand: IEI Technology Pages: 8

Brand: Biostar Pages: 72

Brand: Gigabyte Pages: 44

Brand: JETWAY Pages: 58

Brand: Xilinx Pages: 55

Brand: Freetech Pages: 48

Brand: Linear Technology Pages: 7

IMBA-BDE-1518-R10

Brand: IEI Technology Pages: 14

CrossLink LIF-MD6000 Master Link Board - Revision C

Brand: Lattice Pages: 40

Brand: ECS Pages: 64

Supero X9DR3-LN4F+

Brand: Supermicro Pages: 113

Brand: Gigabyte Pages: 76

Brand: Pentair Pages: 4

Spartan-7 SP701

Brand: Xilinx Pages: 4

Brand: Atiosys Pages: 1

Brands by name

0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Popular brands

Load more brands