background image

EVAL-ADFS5758SDZ

 User Guide 

UG-1688

 

Rev. 0 | Page 9 of 20 

2220

9-

00

9

 

Figure 9. 

ADFS5758

 Memory Map

 in th

ACE

 Software  

INITIAL CONFIGURATION 

An initial configuration wizard is available when opening the 

ADFS5758

 plugin. The initial configuration wizard allows quick 

configuration of th

ADFS5758

 and provides configuration of 

the clock output in the general-purpose configuration register, 
the dc-to-dc settings, the DAC configuration, and the DAC 
input register. Clicking the 

Apply Changes

 button initiates the 

configured settings in the order of the recommended power-up 
sequence described in th

ADFS5758

 data sheet. 

DC-TO-DC CONVERTER SETTINGS 

If the V

DPC+

 pin is not tied directly to AV

DD1

, enable the dc-to-dc 

converter for proper operation. This step must be completed 
before configuring the DAC output. The 

DC-DC Configuration 

popup menu, as shown in Figure 10, contains the dc-to-dc 
settings required to configure th

ADFS5758

 output properly. 

After the desired settings are selected, click the 

Close

 button 

and then click 

Apply Changes

.  

2220

9-

01

0

 

Figure 10.

 DC-DC Configuration

 Popup Menu 

 

 

 

 

 

Summary of Contents for EVAL-ADFS5758SDZ

Page 1: ...r control GENERAL DESCRIPTION This user guide describes the evaluation board for the ADFS5758 The ADFS5758 is a functional safety approved single channel voltage and current output digital to analog converter DAC with on chip dynamic power control DPC to minimize package power dissipation For full details refer to the ADFS5758 data sheet Consult the data sheet when using the EVAL ADFS5758SDZ The c...

Page 2: ...3 ADP1031 1 Power Good 3 Software Quick Start Procedures 5 Installing the ACE Software and ADFS5758 Plugins 5 Initial Setup 5 ADFS5758 Block Diagram and Functions 7 Initial Configuration 9 DC to DC Converter Settings 9 Setting the DAC Output 10 Writing to the ADC Configuration Register 10 Updating Diagnostic Results 10 Example Configuration Sequences 11 ACE Tool Views 12 Macro Tool 12 Register Deb...

Page 3: ...nfigured through JP7 and JP8 ADP1031 1 POWER GOOD PWRGD is an active high signal that indicates when the ADP1031 1 outputs have reached the desired output voltage The DS1 light emitting diode LED lights up when the power good signal is low indicating an error on the ADP1031 1 voltage outputs Table 1 EVAL ADFS5758SDZ Link Option Functions Link Default Link Position Function JP1 B Position A connect...

Page 4: ... ADP1031 1 7 8 Inserted Connects the SCLK signal from the SDP S to the MCK pin on the ADP1031 1 Not inserted Disconnects the SCLK signal from the SDP S to the MCK pin on the ADP1031 1 9 10 Inserted Connects the SDO signal from the SDP S to the MI pin on the ADP1031 1 Not inserted Disconnects the SDO signal from the SDP S to the MI pin on the ADP1031 1 11 12 Inserted Connects the SDI signal from th...

Page 5: ...VAL ADFS5758SDZ 3 Power up the EVAL ADFS5758SDZ with the relevant power supplies 4 If not opened already open the ACE software The EVAL ADFS5758SDZ appears in the Attached Hardware pane 22209 003 Figure 3 EVAL ADFS5758SDZ Plugin Not Installed 5 When setting up the evaluation board for the first time the EVAL ADFS5758SDZ plugin may need to be installed If the plugin appears as shown in Figure 6 go ...

Page 6: ...SET_OCCURRED and CAL_MEM_UNREFRESHED LED indicators in the window illuminate red by default Writing the initial configuration values clears these error flags If the device is power cycled or if the USB cable is disconnected and reconnected while the ACE software is open contact with the EVAL ADFS5758SDZ can be lost If contact is lost click the System tab click the USB symbol on the SDP S Controlle...

Page 7: ...e default values to the hardware F Click to view the memory map side by side with the block diagram G The AD0 and AD1 check boxes set the device under test DUT address of the device and must correspond to the JP12 and JP14 links on the hardware A selected box represents a high state A cleared box represents a low state H If the RESET box is selected the SDP S sets the RESET pin high Otherwise the ...

Page 8: ...in Table 3 and in Figure 8 Label Function Description L1 The Diagnostic Configuration button opens the associated popup menu L2 When the GP Config button clicked a popup menu appears L3 When the Key register menu is clicked a dropdown list appears L4 When the Fault Pin Config button is clicked a popup menu appears L5 When the WDT Config button is clicked a popup menu appears L6 The Frequency Monit...

Page 9: ... input register Clicking the Apply Changes button initiates the configured settings in the order of the recommended power up sequence described in the ADFS5758 data sheet DC TO DC CONVERTER SETTINGS If the VDPC pin is not tied directly to AVDD1 enable the dc to dc converter for proper operation This step must be completed before configuring the DAC output The DC DC Configuration popup menu as show...

Page 10: ...he dropdown list in the SEQUENCE_COMMAND pane contains the list of available commands The hexadecimal text field in the SEQUENCE_DATA section is used in conjuction with the SEQUENCE_COMMAND bits The dropdown list in the ADC IP SELECT section is used to select the desired input node for the ADC to convert Click Configure ADC to initiate a write to the ADC configuration register A register read must...

Page 11: ...s to open the Sample ADFS5758 Sequences window shown in Figure 15 To enable any of the sequences click the relevant sequence button as shown in Figure 16 The sequence runs immediately and the output changes accordingly To return to the main window click Back to ADFS5758 22209 015 Figure 15 Example Sequences Window 22209 016 Figure 16 Selecting an Example Sequence ...

Page 12: ...l records and saves commands as an ACE macro file This feature is useful when sharing macros with other users to perform the same task multiple times The user can import and run an ACE macro file REGISTER DEBUGGER TOOL Use the register debugger tool to perform raw writes to and reads from the device The register debugger affects only the hardware and does not write to the memory map of the ACE sof...

Page 13: ...AVDD2 AVDD1 JP13 DS4 R43 C27 CLKOUT_ U5 C14 D4 C15 P5 P4 R9 C21 C16 L2 JP6 VSENSE ADC2 ADC1 AVSS_ISO VLOGIC VSENSE AD0 AD1 SDI SCLK SDO CHART REFIN AVDD2_ISO AVDD1_ISO VLOGIC SCLK SDO SDO SDI SDI VLDO VIOUT CLKOUT REFOUT 2 1 3 2 1 A C 4 30 13 12 29 31 21 1 14 20 19 16 10 9 6 8 7 32 17 24 PAD 15 18 11 27 25 3 2 5 22 23 26 28 C A 1 1 2 1 A B A B EPAD ADC2 ADC1 PGND1 VDPC VI OUT V SENSE C COMP V SENS...

Page 14: ...FARNELL CODE 3705353 NEEDS TO BE ADDED TO BOM VIN 3V TO 15V 1µF 1µF 1µF ADR4525BRZ 1µF AGND AGND TL39P0050 0Ω BLK BLK AGND BLK BLK RED RED DGND RED BLK REFGND REFGND REFGND AGND RED REFGND AGND AGND AGND JP8 JP7 C24 C22 C23 JP3 3 3V_ JP4 S2 C20 EXT 3 3V_ REFIN_ JP10 A B U4 REFOUT_ JP5 R41 AGND5 AGND4 AGND3 AGND2 AGND1 REFOUT 3 3V_SDP EXT 3 3V AD0 AVDD2_ISO AD1 VLOGIC RESET ADR REF LDAC ADR REF VLD...

Page 15: ...GND BLK R20 R19 R16 R15 R1 C2 C6 C4 DS1 DGND3 DGND2 DGND1 PGND2 PGND1 C1 PVIN_ C7 R6 R5 U1 ADP1031ACPZ 1 R3 R2 PVIN C3 T1 D1 C5 L1 R7 L3 R8 C9 C8 R4 C10 SLEW SDI SCLK FAULT RESET LDAC PWRGD SCLK SDI SDO SYNC SDO CLKOUT 3 3V SCLK VLOGIC VLOGIC AVSS_ISO AVDD2_ISO AVDD1_ISO 3 3V PWRGD SDO SDI A C 1 1 1 1 1 2 1 6 2 31 12 15 18 30 14 29 13 17 20 10 7 32 8 22 23 21 27 16 4 5 9 35 28 PAD3 PAD2 PAD1 39 41...

Page 16: ...98 93 86 81 75 69 63 58 52 46 40 36 28 23 17 11 6 4 3 56 71 61 7 4 8 5 6 3 2 1 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 SPI_SEL_A_N CLKOUT NC NC GND GND VIO 3 3V GND PAR_D22 PAR_D20 PAR_D18 PAR_D16 PAR_D15 GND PAR_D12 PAR_D10 PAR_D8 PAR_D6 GND PAR_D4 PAR_D2 PAR_D0 PAR_WR_N PAR_INT GND PAR_A2 PAR_A0 PAR_FS2 PAR_CLK GND SPORT_RSCLK SPORT_DR0 SPORT_RFS SPORT_TFS SPORT_DT0 SPORT_TSCLK GND SPI_MOSI SPI_M...

Page 17: ...0µF DNI GRN DNI AGND 1kΩ 2 0K GRN 2 0jk DNI 0 01µF AGND AGND GRN GRN GRN AGND GRN 10Ω SMAJ33CA TR GRN 0 047µF DNI 200 GRN 1kΩ 0 15µF AGND AGND C18 RETURN VIOUT_TERMINAL C19 R38 D2 R36 C17 R39 VSENSE R13 CHART VSENSE TP1 VIOUT TP2 R37 JP9 P3 R12 P8 P9 P6 P7 C26 R10 R11 C25 VIOUT ADC2 ADC1 VSENSE CHART VSENSE 1 1 2 1 1 1 1 1 1 1 1 2 5 4 3 2 1 1 1 1 1 Figure 21 ADFS5758 Output Stage ...

Page 18: ...KE11D D1 Diode Schottky rectifier surface mount device SMD Diodes Incorporated BAT46W 7 F D2 Diode TVS bidirectional STMicroelectronics SMAJ33CA TR D4 Diode Schottky small signal STMicroelectronics BAT54KFILM DS1 DS4 LED SMD 0603 red Vishay TLMS1000 GS08 DS2 LED SMD 0603 green Lumex SML LX0603GW TR EXT 3 3V_ PVIN_ Connector printed circuit board PCB two position terminal block header single row 5 ...

Page 19: ...TL39P0050 T1 Flyback transformer EPX6 surface mount transformer SMT Wurth Elektronik 750316743 TP1 TP2 Connector PCB test point green Vero Technologies 20 313138 U1 3 channel isolated micropower management unit seven digital isolators Analog Devices ADP1031ACPZ 1 R7 U2 IC 32 kb serial electrically erasable programmable read only memory EEPROM Microchip Technology 24LC32A SN U4 Ultralow noise high ...

Page 20: ...her party for any reason Upon discontinuation of use of the Evaluation Board or termination of this Agreement Customer agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS Customer may not disassemble decompile or reverse engineer chips on the Evaluation Board Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation B...

Reviews: