UG-1087
Rev. 0 | Page 10 of 19
Figure 9. Evaluation Board Schematic—Page 3
1
536
1-
00
9
24LC32A-I/MS
SDA
SCL
RDATA
1.5k
Ω
RLE
1.5k
Ω
RE3
TBD0603
DNI
RE2
100k
Ω
RE1
100k
Ω
UE1
CN1
CN1
DATA
LE
CLK
LE
PDRF
MUXOUT
CE
SDA_0
VIO_+3.3V
SCL_0
1
1
7
4
8
5
6
3
2
1
1
120
GND
GND
GND
GND
VSS
VCC
WP
A2
A1
A0
SCL
SDA
GND
GND
IN
IN
IN
IN
RMUXOUT
0
Ω
RCLK
1.5k
Ω
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
R28
0
Ω
DNI
R29
0
Ω
DNI
R31
0
Ω
DNI
R30
0
Ω
DNI
IN
IN
IN