Analog Devices ADSP-2186 Specification Sheet Download Page 1

REV. 0

Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.

a

ADSP-2186

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700

World Wide Web Site: http://www.analog.com

Fax: 617/326-8703

© Analog Devices, Inc., 1997

DSP Microcomputer

FUNCTIONAL BLOCK DIAGRAM

SERIAL PORTS

SPORT 1

SPORT 0

MEMORY

PROGRAMMABLE

I/O

AND

FLAGS

BYTE DMA

CONTROLLER

8K   24

PROGRAM

MEMORY

8K   16

DATA

MEMORY

TIMER

ADSP-2100 BASE

ARCHITECTURE

SHIFTER

MAC

ALU

ARITHMETIC UNITS

POWER-DOWN

CONTROL

PROGRAM

SEQUENCER

DAG 2

DAG 1

DATA ADDRESS

GENERATORS

PROGRAM  MEMORY ADDRESS

DATA MEMORY ADDRESS

PROGRAM MEMORY DATA

DATA MEMORY DATA

EXTERNAL

DATA

BUS

EXTERNAL

ADDRESS

BUS

INTERNAL

DMA

PORT

EXTERNAL

DATA

BUS

OR

FULL MEMORY

 MODE

HOST MODE

FEATURES
PERFORMANCE
30 ns Instruction Cycle Time 33 MIPS Sustained

Performance

Single-Cycle Instruction Execution
Single-Cycle Context Switch
3-Bus Architecture Allows Dual Operand Fetches in

Every Instruction Cycle

Multifunction Instructions
Power-Down Mode Featuring Low CMOS Standby

Power Dissipation with 100 Cycle Recovery from
Power-Down Condition

Low Power Dissipation in Idle Mode

INTEGRATION
ADSP-2100 Family Code Compatible, with Instruction

Set Extensions

40K Bytes of On-Chip RAM, Configured as

8K Words On-Chip Program Memory RAM and
8K Words On-Chip Data Memory RAM

Dual Purpose Program Memory for Both Instruction

and Data Storage

Independent ALU, Multiplier/Accumulator and Barrel

Shifter Computational Units

Two Independent Data Address Generators
Powerful Program Sequencer Provides

Zero Overhead Looping Conditional Instruction
Execution

Programmable 16-Bit Interval Timer with Prescaler
100-Lead TQFP

SYSTEM INTERFACE
16-Bit Internal DMA Port for High Speed Access to

On-Chip Memory (Mode Selectable)

4 MByte Byte Memory Interface for Storage of Data

Tables & Program Overlays

8-Bit DMA to Byte Memory for Transparent Program

and Data Memory Transfers (Mode Selectable)

I/O Memory Interface with 2048 Locations Supports

Parallel Peripherals (Mode Selectable)

Programmable Memory Strobe and  Separate I/O Memory

Space Permits “Glueless” System Design
(Mode Selectable)

Programmable Wait State Generation
Two Double-Buffered Serial Ports with Companding

Hardware and Automatic Data Buffering

Automatic Booting of On-Chip Program Memory from

Byte-Wide External Memory, e.g., EPROM, or
Through Internal DMA Port

Six External Interrupts
13 Programmable Flag Pins Provide Flexible System

Signaling

UART Emulation through Software SPORT Reconfiguration
ICE-Port™* Emulator Interface Supports Debugging

in Final Systems

GENERAL NOTE

This data sheet represents production grade specifications for
the ADSP-2186 (5 V) processor. This data sheet also contains
preliminary (x-grade) specifications for the new ADSP-2186
40 MHz processor.

GENERAL DESCRIPTION

The ADSP-2186 is a single-chip microcomputer optimized for
digital signal processing (DSP) and other high speed numeric
processing applications.

The ADSP-2186 combines the ADSP-2100 family base archi-
tecture (three computational units, data address generators and
a program sequencer) with two serial ports, a 16-bit internal
DMA port, a byte DMA port, a programmable timer, Flag I/O,
extensive interrupt capabilities and on-chip program and data
memory.

The ADSP-2186 integrates 40K bytes of on-chip memory con-
figured as 8K words (24-bit) of program RAM and 8K words
(16-bit) of data RAM. Power-down circuitry is also provided to
meet the low power needs of battery operated portable equip-
ment. The ADSP-2186 is available in 100-pin TQFP package.

In addition, the ADSP-2186 supports new instructions, which
include bit manipulations—bit set, bit clear, bit toggle, bit test—
new ALU constants, new multiplication instruction (x squared),

*ICE-Port is a trademark of Analog Devices, Inc.
All trademarks are the property of their respective holders.

Summary of Contents for ADSP-2186

Page 1: ...STEM INTERFACE 16 Bit Internal DMA Port for High Speed Access to On Chip Memory Mode Selectable 4 MByte Byte Memory Interface for Storage of Data Tables Program Overlays 8 Bit DMA to Byte Memory for T...

Page 2: ...ort interface This interface pro vides a simpler target board connection that requires fewer mechanical clearance considerations than other ADSP 2100 Family EZ ICE s The ADSP 2186 device need not be r...

Page 3: ...ne edge sensitive two level sensitive and three configurable and seven internal interrupts generated by the timer the serial ports SPORTs the Byte DMA port and the power down circuitry There is also a...

Page 4: ...de which allows BDMA operation with full external overlay memory and I O capability or Host Mode which allows IDMA operation with limited external addressing capabilities The operating mode is determi...

Page 5: ...e The IRQE pin is an external edge sensitive interrupt and can be forced and cleared The IRQL0 and IRQL1 pins are external level sensitive interrupts The IFC register is a write only register used to...

Page 6: ...the serial clock rate may be faster than the processor s reduced internal clock rate Under these conditions interrupts must not be generated at a faster rate than can be serviced due to the additiona...

Page 7: ...resets the RESET signal must meet the mini mum pulse width specification tRSP The RESET input contains some hysteresis however if you use an RC circuit to generate your RESET signal the use of an exte...

Page 8: ...address is generated as shown in Table III Table III DMOVLAY Memory A13 A12 0 0 Internal Not Applicable Not Applicable 1 External 13 LSBs of Address Overlay 1 0 Between 0x2000 and 0x3FFF 2 External 13...

Page 9: ...MOVLAY When the BWCOUNT register is written with a nonzero value the BDMA circuit starts executing byte memory accesses with wait states set by BMWAIT These accesses continue until the count reaches z...

Page 10: ...e processor to hold off execution while booting continues through the BDMA interface For BDMA accesses while in Host Mode the ad dresses to boot memory must be constructed externally to the ADSP 2186...

Page 11: ...word that can execute in a single instruction cycle The syntax is a superset ADSP 2100 Family assembly lan guage and is completely source and object code compatible with other family members Programs...

Page 12: ...n for some memory access timing requirements and switching characteristics Note If your target does not meet the worst case chip specifica tion for memory access parameters you may not be able to emul...

Page 13: ...e brackets represent preliminary 40 MHz specifications NOTES 1 Bidirectional pins D0 D23 RFS0 RFS1 SCLK0 SCLK1 TFS0 TFS1 A1 A13 PF0 PF7 2 Input only pins RESET BR DR0 DR1 PWD 3 Input only pins CLKIN R...

Page 14: ...not meaningfully add up parameters to derive longer times TIMING NOTES Switching characteristics specify how the processor changes its signals You have no control over this timing circuitry external t...

Page 15: ...52 V 33 3 MHz 66 6 mW Data Output WR 9 10 pF 52 V 16 67 MHz 37 5 mW RD 1 10 pF 52 V 16 67 MHz 4 2 mW CLKOUT 1 10 pF 52 V 33 3 MHz 8 3 mW 116 6 mW Total power dissipation for this example is PINT 116...

Page 16: ...rrent load iL on the output pin It can be approximated by the fol lowing equation tDECAY CL 0 5V iL from which tDIS tMEASURED tDECAY is calculated If multiple pins such as the data bus are dis abled t...

Page 17: ...l Signals Timing Requirements tRSP RESET Width Low1 5 tCK ns tMS Mode Setup Before RESET High 2 ns tMH Mode Setup After RESET High 5 ns NOTES Parameters displayed inside brackets represent preliminary...

Page 18: ...ld requirements they will be recognized during the current clock cycle otherwise the signals will be recognized on the following cycle Refer to Interrupt Controller Operation in the Program Control ch...

Page 19: ...H xMS RD WR Disable to BGH Low2 0 ns tSEH BGH High to xMS RD WR Enable2 0 ns NOTES xMS PMS DMS CMS IOMS BMS 1 BR is an asynchronous signal If BR meets the setup hold requirements it will be recognized...

Page 20: ...0 ns Switching Characteristics tRP RD Pulse Width 0 5 tCK 5 w ns tCRD CLKOUT High to RD Low 0 25 tCK 5 0 25 tCK 7 ns tASR A0 A13 xMS Setup before RD Low 0 25 tCK 6 ns tRDA A0 A13 xMS Hold after RD Dea...

Page 21: ...S Setup before WR Low 0 25 tCK 6 ns tDDR Data Disable before WR or RD Low 0 25 tCK 7 ns tCWR CLKOUT High to WR Low 0 25 tCK 5 0 25 tCK 7 ns tAW A0 A13 xMS Setup before WR Deasserted 0 75 tCK 9 w ns tW...

Page 22: ...FS RFSOUT Hold after SCLK High 0 ns tRD TFS RFSOUT Delay from SCLK High 15 ns tSCDH DT Hold after SCLK High 0 ns tTDE TFS Alt to DT Enable 0 ns tTDV TFS Alt to DT Valid 14 ns tSCDD SCLK High to DT Dis...

Page 23: ...Address Hold after Address Latch End3 2 ns tIKA IACK Low before Start of Address Latch2 3 0 ns tIALS Start of Write or Read after Address Latch End2 3 3 ns NOTES 1 Start of Address Latch IS Low and I...

Page 24: ...4 5 ns tIDH IAD15 0 Data Hold after End of Write2 3 4 2 ns Switching Characteristics tIKHW Start of Write to IACK High 15 ns NOTES 1 Start of Write IS Low and IWR Low 2 End of Write IS High or IWR Hi...

Page 25: ...ite to IACK Low4 1 5 tCK ns tIKHW Start of Write to IACK High 15 ns NOTES 1 Start of Write IS Low and IWR Low 2 If Write Pulse ends before IACK Low use specifications tIDSU tIDH 3 If Write Pulse ends...

Page 26: ...Disabled after End of Read2 10 ns tIRDE IAD15 0 Previous Data Enabled after Start of Read 0 ns tIRDV IAD15 0 Previous Data Valid after Start of Read 15 ns tIRDH1 IAD15 0 Previous Data Hold after Star...

Page 27: ...d1 15 ns tIKDH IAD15 0 Data Hold after End of Read2 0 ns tIKDD IAD15 0 Data Disabled after End of Read2 10 ns tIRDE IAD15 0 Previous Data Enabled after Start of Read 0 ns tIRDV IAD15 0 Previous Data V...

Page 28: ...0 A12 IAD11 A13 IAD12 GND CLKIN XTAL VDD CLKOUT GND VDD WR RD BMS DMS PMS IOMS CMS 71 72 73 74 69 70 67 68 65 66 75 60 61 62 63 58 59 56 57 54 55 64 52 53 51 100 99 98 97 96 95 94 93 92 91 90 89 88 87...

Page 29: ...CLKIN 38 TFS1 63 D6 IRD 88 PF3 14 XTAL 39 RFS1 64 D7 IWR 89 PF2 Mode C 15 VDD 40 DR1 65 D8 90 VDD 16 CLKOUT 41 GND 66 GND 91 PWD 17 GND 42 SCLK1 67 VDD 92 GND 18 VDD 43 ERESET 68 D9 93 PF1 Mode B 19...

Page 30: ...DSP 2186BST 133 40 C to 85 C 33 3 100 Lead TQFP ST 100 ADSP 2186KST 160x 0 C to 70 C 40 0 100 Lead TQFP ST 100 ADSP 2186BST 160x 40 C to 85 C 40 0 100 Lead TQFP ST 100 ST Plastic Thin Quad Flatpack TQ...

Page 31: ...31...

Page 32: ...C2999 6 3 97 PRINTED IN U S A 32...

Reviews: