background image

UG-177 

Evaluation Board User Guide

 

Rev. 0 | Page 22 of 27 

 

Figure 54. Evaluation Board Layout—Bottom Assembly 

 

Summary of Contents for ADAU1772

Page 1: ...nd setup of the ADAU1772 evaluation board This evaluation board provides full access to all analog and digital I Os on theADAU1772 TheADAU1772 core is controlled by Analog Devices Inc SigmaStudio soft...

Page 2: ...ms 3 Setting Up the Evaluation Board 5 Installing the SigmaStudio Software 5 Installing the USBi Drivers 5 Default Switch and Jumper Settings 6 Powering Up the Board 6 Connecting the Audio Cables 6 Se...

Page 3: ...L OSCILLATOR SELFBOOT EEPROM ANALOG MIC INPUTS STEREO LINE INPUT DIGITAL MIC INPUTS SERIAL AUDIO CONNECTOR OSC POWER BYPASS SWITCH Figure 3 Functional Block Diagram COMMUNICATIONS HEADER SERIAL AUDIO...

Page 4: ...UG 177 Evaluation Board User Guide Rev 0 Page 4 of 27 Figure 5 Default Jumper and Switch Settings A Solid Black Rectangle Indicates a Switch or Jumper Position...

Page 5: ...t the USBi to an available USB port with the included USB cable At this point Windows XP recognizes the device and prompts the user to install drivers see Figure 6 08314 006 Figure 6 Found New Hardwar...

Page 6: ...O Start SigmaStudio by double clicking the shortcut on the desktop Click File New Project or press Ctrl N to create a new project The default view of the new project is called the Hardware Configurati...

Page 7: ...e are using inputs 2 and 3 as a stereo pair deselect inputs 0 and 1 and select input boxes 2 and 3 see Figure 19 Figure 19 Inputs 2 and 3 selected Navigate to the IO Audio Output folder and select the...

Page 8: ...in Modes section change the value of DAC_SDATA MP0 to Push Button Volume Down and the value of ADC_SDATA PDMOUT MP1 to Push Button Volume Up See Figure 26 Figure 26 Pin Pad Control tab Your schematic...

Page 9: ...t the J8 J10 J12 and J17 jumpers see Figure 30 Figure 29 Header J1 Control Port Figure 30 Power Jumpers INPUTS AND OUTPUTS The board has multiple audio input and output options including digital and a...

Page 10: ...e desired division on MCLK See Figure 34 Figure 34 Clock Output Enabled Divided Now set the input of the ADAU1772 to be the digital microphones instead of the ADCs by toggling the appropriate Decimato...

Page 11: ...UDIO INTERFACE Serial audio signals in I2 S Left Justified Right Justified or TDM format can be connected to the Serial Audio Interface Header J4 This header also includes master clock input and outpu...

Page 12: ...te Latest Compilation to E2PROM see Figure 41 Figure 41 Write to E2PROM Once the project has been written to the E2PROM move the self boot switch S2 to the ON position see Figure 42 This will make the...

Page 13: ...the board to MP Pins on the ADAU1772 J10 IOVDD VDD Jumper connects IOVDD on the ADAU1772 to VDD 3 3 V board supply on the evaluation board J11 J14 Microphone Bias Jumpers used to add a mic bias to the...

Page 14: ...MICBIAS0 7 MICBIAS1 8 AIN0REF 9 AIN0 10 AVDD 11 AGND 13 AIN1REF 14 AIN1 15 AIN2REF 16 AIN2 12 CM 17 AIN3REF 18 AIN3 19 AVDD 20 AGND 23 AGND 24 AVDD 21 HPOUTLN LOUTLN 22 HPOUTLP LOUTLP 25 HPOUTRN LOUTR...

Page 15: ...e 44 Evaluation Board Schematic PDM Digital Microphone Interface Serial Audio Interface R29 49R9 1 3 5 7 9 2 4 6 8 10 12 11 J4 HEADER_12WAY_UNSHROUD LRCLK MP3 BCLK MP2 DAC_SDATA MP0 ADC_SDATA0 PDMOUT...

Page 16: ...TP4 TP3 TP1 1 VIN 2 EN 6 VOUT 5 SW 3 FB 7 EP 4 GND U4 ADP1607ACPZ R7 L1 2 2uH 3 EN 2 GND 1 IN 5 OUT 4 BYP U3 ADP1713AUJZ 1 5 R7 C26 10uF C23 10nF B A J3 C24 VDD BRD_RESET USB_5V IOVDD EXT_5V Figure 4...

Page 17: ...Evaluation Board User Guide UG 177 Rev 0 Page 17 of 27 Figure 49 Evaluation Board Layout Top Assembly...

Page 18: ...UG 177 Evaluation Board User Guide Rev 0 Page 18 of 27 Figure 50 Evaluation Board Layout Top Copper...

Page 19: ...Evaluation Board User Guide UG 177 Rev 0 Page 19 of 27 Figure 51 Evaluation Board Layout Power Plane...

Page 20: ...UG 177 Evaluation Board User Guide Rev 0 Page 20 of 27 Figure 52 Evaluation Board Layout Ground Plane...

Page 21: ...Evaluation Board User Guide UG 177 Rev 0 Page 21 of 27 Figure 53 Evaluation Board Layout Bottom Copper...

Page 22: ...UG 177 Evaluation Board User Guide Rev 0 Page 22 of 27 Figure 54 Evaluation Board Layout Bottom Assembly...

Page 23: ...2RKF1623X Panasonic ECG 1 R10 1k00 Chip Resistor 1 63mW Thick Film 0402 ERJ 2RKF1001X Panasonic EC 3 C34 C37 C40 2 2uF Multilayer Ceramic 10V X7R 0603 GRM188R71A225KE15D Murata ENA 1 L1 2 2uH 2 2 uH...

Page 24: ...rial EEPROM M24C32 F ST 2 D2 3 Schottky Schottky 30V 0 5A SOD123 Diode MBR0530T1G On Semiconductor 6 J18 23 SJ 3523 SMT Sterero Mini Jack Digi Key SJ 3523 SMT 10 R16 17 R19 22 R43 R46 R49 R51 OPEN Do...

Page 25: ...Evaluation Board User Guide UG 177 Rev 0 Page 25 of 27 NOTES...

Page 26: ...nsferany portion of the Evaluation Board toany otherpartyfor any reason Upon discontinuationof use ofthe Evaluation Board or terminationof thisAgreement Customer agrees to promptly return the Evaluati...

Page 27: ...Evaluation Board User Guide UG 177 Rev 0 Page 27 of 27...

Reviews: