Analog Devices ADAU1772, User Manual

Page: 14 / 27

UG-177 Evaluation Board User Guide
Rev. 0 | Page 14 of 27
EVALUATION BOARD SCHEMATICS AND ARTWORK
An
a
lo
g I
n
p
u
t 0
An
a
lo
g I
n
p
u
t 1
S
tereo
A
n
al
o
g
I
n
p
u
ts
2
&
3
Mo
n
o
Di
ff
e
re
n
ti
al O
u
tp
u
t R
ig
h
t
M
on
o Di
ff
e
re
n
tia
l O
u
tp
u
t L
ef
t
S
e
lf
b
oot
ON OF
F
AP
P
LY
SH
U
N
T
FO
R
/
P
D
S
T
ER
EO
OU
T
PU
T
C6
0
.10uF
C3
22p
F
C5
22
pF
C1
1
0
.10uF
C1
4
0
.10uF
C1
2
0.
10uF
C7
0.
10uF
C3
6
10u
F
C3
5
10uF
R4
1
49k
9
C3
3
OP
E
N
J1
8
R4
7
49k
9
C3
8
OP
E
N
J2
0
R5
2
49k
9
C4
3
OP
E
N
R5
5
49k
9
C4
6
OP
E
N
J2
2
R5
3
0R
00
R5
4
0R
00
R4
2
0R
00
R4
8
0R
00
R4
4
2k
00
R4
5
2k
0
0
C3
4
2.
2
u
F
C3
7
2.
2u
F
C1
3
0
.10uF
J1
9
J2
1
R5
7
49k
9
R5
6
49k
9
J2
3
R4
9
OP
E
N
R5
1
OP
E
N
R4
3
OP
E
N
R4
6
OP
E
N
1
A0
2
A1
3
A2
4
GN
D
8
VC
C
7
WP
6
SC
L
5
SD
A
U2
M
2
4
C
32-
F
C2
5
0.
10u
F
J8
J1
2
C9
0.
10uF
S2
SP
D
T
R2
4
10k
0
R2 OP
E
N
C4
2
10uF
R3 100R
C3
9
1.
0
u
F
R1
0
1k
00
J1
3
J1
6
J1
7
J1
1
R5
0
2k
00
J1
5
C1
6
10uF
C1
8
10uF
Y1 1
2
.288M
H
z
R4
33R
2
C4
0
2.
2u
F
TP
5
1
SD
A/
C
O
U
T
2
S
C
L/
CCL
K
3
AD
D
R
1
/C
D
AT
A
4
AD
D
R
0
/C
LATC
H
5
SE
LF
BO
O
T
6
MI
C
B
IA
S
0
7
MI
C
B
IA
S
1
8
AI
N
0
R
E
F
9
AI
N
0
10
AVD D
11
AGND
13
AI
N
1
R
E
F
14
AI
N
1
15
AI
N
2
R
E
F
16
AI
N
2
12
CM
17
AI
N
3
R
E
F
18
AI
N
3
19
AVD D
20
AGND
23
AGND
24
AVD D
21
HP
O
U
TL
N/
LO
U
TL
N
22
HP
O
U
TL
P/
LO
U
TL
P
25
HP
OU
TR
N
/L
O
U
TR
N
26
HP
O
U
TR
P/
LO
U
TR
P
27
PD
40
IOVD D
28
REG _O UT
30
DGN D
31
LR
C
LK
/M
P3
32
BC
LK
/M
P2
33
D
A
C
_
SD
AT
A/
M
P0
34
A
D
C
_
SD
ATA0
/P
D
M
O
U
T/
MP
1
38
XT
AL
O
39
X
TA
LI/
M
C
LK
IN
35
AD
C
_
SD
ATA1
/C
LK
O
U
T/
MP
6
36
D
M
IC
2_3/
M
P5
37
D
M
IC
0_1/
M
P4
29
DVDD
41
EP
U1
A
D
A
U
1772Q
FN
1
2
3 6
5
4
12
11
10
7
8
9
S7
4P
D
T_S
LI
D
E
_B
B
M
R1
3
0R
0
0
R1
2
0R
0
0
R1
1
0R
00
R9
0R
00
C1
5
OP
E
N
C4
OP
E
N
+ C45
470u F
+ C44
470u F
C1
7
10u
F
C1
9
10u
F
C1
47
.0
uF
C2
47.
0uF
C8
47.
0uF
C1
0
47.
0uF
R5
33R
2
R6
33R
2
R7
33R
2
R8
33R
2
C4
1
10
u
F
B
A J1
4
MI
C
B
IAS0
MI
C
B
IA
S0
IO
V
D
D
S
C
L/
CCL
K
SD
A/
C
O
U
T
MI
C
B
IAS0
MI
C
B
IAS1
SD
A/
C
O
U
T
S
C
L/
CCL
K
A
DDR
1
/C
D
A
TA
A
DDR
0
/C
LA
TC
H
AD
C
_
SD
ATA1
/C
LK
O
U
T/
MP
6
EX
T_
M
C
LK
MI
C
B
IAS1
LE
FT
_
IN
RI
G
H
T_
IN
LE
FT
_
IN
RI
G
H
T_
IN
DV
D
D
IO
V
D
D
IO
V
D
D
D
M
IC
_0
_1
D
M
IC
_2
_3
IO
V
D
D
AI
N
2
P
AI
N
3
P
AI
N
2
P
AI
N
3
P
LR
C
LK
/M
P3
BC
LK
/M
P2
D
A
C
_
SD
ATA/
MP
0
AD
C
_
SD
ATA0
/P
D
M
O
U
T/
MP
1
BR
D
_
R
E
SE
T
VD
D
1772_ IO VD D
RE
G
DV
DD
Figure 43. Evaluation Board Schematic—Digital and Analog I/O, Master Clock Generation