Evaluation Board User Guide
UG-075
Rev. 0 | Page 15 of 16
LOOP FILTER FOR CLOCK CLEANUP
The component values in Table 3 are suitable for applications
where the input reference clock is noisy or for cases where the
frequency planning requires a phase detector frequency of
1 MHz or lower.
Table 3. AD9516 Evaluation Board Low Loop Bandwidth
(Clock Cleanup) Filter Component Values
ADIsimCLK
Component Naming
Evaluation Board
Location
Component
Value
C1 C25
1500
pF
R1 R5
2.1
kΩ
C2 C22
4.7
μF
R2 R2
3
kΩ
C3 C31
2200
pF
www.BDTIC.com/ADI