Altera CLR-HSMC, User Manual, Page: 20 / 31

19
for camera control. Port J1 is used for Medium mode and Dual Base mode control signals. Five
twisted pairs of LVDS wires transport the Medium mode signals. Four twisted pairs of LVDS wires
carry the control signals.
Table 4-1 CameraLink Base configuration (J2)
Pin Signal Pin Signal Remarks
1 Inner shield 14 Inner Shield
2 CC4-(out) 15 CC4+(out) Camera Control 4
3 CC3+(out) 16 CC3-(out) Camera Control 3
4 CC2-(out) 17 CC2+(out) Camera Control 2
5 CC1+(out) 18 CC1-(out) Camera Control 1
6 (in) 19 SERTFG-(out) Serial to Frame Grabber
7 SERTC-(out) 20 SERTC+(out) Serial to Camera
8 X3+(in) 21 X3-(in) CameraLink data 3 (base)
9 CLKX+(in) 22 CLKX-(in) Camera Link clock (base)
10 X2+(in) 23 X2-(in) CameraLink data 2 (base)
11 X1+(in) 24 X1-(in) CameraLink data 1 (base)
12 X0+(in) 25 X0-(in) CameraLink data 0 (base)
13 Inner Shield 26 Inner Shield
Table 4.2 CameraLink Medium configuration (J1)
Pin Signal Pin Signal Remarks
1 Inner Shield 14 Inner Shield
2 15
3 16
4 17
5 18
6 19
7 20
8 Y3+(in) 21 Y3-(in) CameraLink data 3 (medium)
9 CLKY+(in) 22 CLKY-(in) Camera Link clock (medium)
10 Y2+(in) 23 Y2-(in) CameraLink data 2 (medium)
11 Y1+(in) 24 Y1-(in) CameraLink data 1 (medium)
12 Y0+(in) 25 Y0-(in) CameraLink data 0 (medium)
13 Inner Shield 26 Inner Shield