
Chapter 1
39
Hardware Specification and Configuration
Processor
System Main Chipset
North Bridge
Item
Specification
Type
AMD Turion
TM
64 X2 dual-core TL-50/TL-52/TL-56/TL-60 processor
Feature
• AMD64 technology features uncompromising 64-bit and 32-bit performance
• Vastly expands memory address ability with 40-bit physical addresses, 48-bit
virtual addresses
• Doubles the number of internal registers with eight additional (16 total) 64-bit
integer registers and eight additional (16 total)128-bit SSE/SSE2/SSE3
registers
• One 16-bit link supporting up to 1600MHz
• Up to 6.4GB/s peak HyperTransport
TM
I/O bandwidth
• Supports industry-standard widely-available PC2-3200 (DDR2-400), PC2-
4200 (DDR3-533), PC2-4300 (DDR2-533), and PC-5300 (DDR2-667)
unbuffered SODIMMs
• Up to 10.7GB/s memory bandwidth
• Dual channel, 128-bit interface
On-die second
(L2) cache
• TL-52/TL-56/TL-60: 512KB
• TL-50: 256MB
Item
Specification
Core logic
ATi RX485 + ATi SB460
System clock
ICS ICS951462
BIOS ROM
SST 39VF080
VGA
ATi M56P VGA controller with VRAM 256MB
KBC
NSPC97551
PCMCIA & IEEE 1394 &
Memory card reader
TI7412
Super I/O
NSPC87383
IR
Vishay TFU6102F
Audio Codec & Amplifier
Realtek ALC883D Azalia Codec and Amplifier Maxim MAX9710
LAN
Broadcom 5788MG
Item
Specification
Chipset
ATi RX485
Package
Micro-FCBGA 465-pin
Feature
• Processor host bus support
• Integrated SDRAM controller up to 4GB (2 SODIMMs support)
• Integrated SDRAM clock buffer, 2 SODIMMs support
• External Graphics interface for PCI Express Architecture support
Summary of Contents for Ferrari 5000
Page 37: ...28 Chapter 1 ...
Page 98: ...Chapter 4 89 ...
Page 101: ...Chapter 5 92 Main Board Bottom Side Jumper and Connector Location Chapter 5 ...
Page 103: ...Chapter 5 94 Top Side ...
Page 118: ......