20
4. IDE INTERFACE
The Integrated Drive Electronics (IDE) Interface is composed of 10 register locations in
the I/O map. This chapter describes the common registers used by all manufacturers.
Many manufacturers have added superset commands for such things as diagnostic
utilities and power down modes for low power applications. Consult Ziatech for specific
drive commands or features.
IDE INTERFACE REGISTERS
Data Register
(1F0h, Read/Write - 8 or 16 bits)
All data transferred between the hard disk and the host CPU passes through the data
register. The host CPU passes sector table information during execution of the
FORMAT command. ZT 8952's control circuitry dynamically packs and unpacks 16-bit
data for 8-bit processors. In 16-bit systems, full 16-bit transfers are performed.
Transfers of ECC bytes are 8-bit transfers during the execution of the Read/Write Long
command.
Error Register
(1F1h, Read - 8 bits)
The error register contains status information about the last command executed by the
drive. The contents of this register are valid only when the error bit (ER) is set in the
status register, except after power-on or after the completion of an internal diagnostic.
Error bits are defined in the "Error Register" figure following.
7
6
5
4
3
2
1
0
ID Field Not Found
Aborted Command
Track 0 Not Found
ABRT TK0
IDNF
-
UNC
BBK
Uncorrected Data Error
Bad Block
-
-
Error Register
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com