Differential I/O Headers
2x1
7
stake pin header
2x1
7
stake pin header
FPGA
Bank 2
FPGA
Bank 0
Pairs of pins on the
header form potential
differential I/O pairs.
Optionally, each pin
can be a single-ended
I/O pin.
Transmit
Receive
Recieve stake pins
Transmit stake pins
Each individual
differential I/O pair
is routed with matched
100-ohm impedance.
If using differential inputs, set the DIFF_TERM=TRUE constraint.
There are no external termination resistors provided on the board.
INST <I/O_BUFFER_INSTANTIATION_NAME> DIFF_TERM = “TRUE” ;
The receive clock differential
pair feeds the GCLK6 and
GCLK7 global clock inputs,
which in turn connect to the
DCM_X2Y3
top, right DCM labeled