WIN Enterprises PL-80150, Руководство пользователя

Страница: 45 / 86

AtomicOp Egress Blocking
If supported by hardware and set to 'Enabled', outbound AtomicOp Requests via
Egress Ports will be blocked.
IDO Request Enable
If supported by hardware and set too 'Enabled', this permits setting the number of
ID-Based Ordering (IDO)) bit (Attribute[2]) requests to be initiated.
IDO Completion Enable
If supported by hardware and set too 'Enabled', this permits setting the number of
ID-Based Ordering (IDO)) bit (Attribute[2]) requests to be initiated.
LTRR Mechanism Enable
If supported by hardware and set too 'Enabled', this enables the Latency Tolerance
Reporting (LTRR) Mechanism.
End-End TLP Prefix Blocking
If supported by hardware and set too 'Enabled', this function will block forwarding of
TLPs containing End-End TLP Prefixes.
4.4.2.2 PCI Express GEN2 Link Register Settings
Target Link Speed
If supported by hardware and set too 'Force to 22.5 GT/s' for Downstream Ports, this
sets an upper limit on Link operational speed by restricting the values advertised by
the Upstream component in its training sequences. When 'Auto' is selected HW
initialized data will be used.
Clock Power Management
If supported by hardware and sett to 'Enabled', the device is permitted
to use CLKKREQ# signal for power management of Link clock in
accordance to protocol defined in appropriate form factor specification.
Compliance SOS
If supported by hardware and set to 'Enabled', this will force LTSS SM to send SKP
Ordered Sets between sequences when sending Compliance Pattern or Modified