http://www.tyan.com
40
(
GMCH configuration, continued
)
3.3-B. ICH Configuration screen
Options related to the interface chipset can be altered through this screen.
Auto
[other]
Sets length of time for
RAS precharging during
memory access cycle.
FORMAT:
[
option
]
OPTIONS:
RAS# Precharge (SCLKs)
Open
[other]
Sets whether DRAM
pages should be closed
after use.
FORMAT:
[
option
]
OPTIONS:
DRAM Page CLosing Policy
Enabled
Disabled
If Enabled, a certain
memory portion is made
off-limits to ISA bus.
FORMAT:
[
option
]
OPTIONS:
Memory Hole
Slow
[other]
Sets clock frequency for
RAS and RP.
FORMAT:
[
option
]
OPTIONS:
RAS Pre-charge
Auto
[other]
Sets frequency of
onboard DIMM memory.
FORMAT:
[
option
]
OPTIONS:
System Memory Frequency
Auto
[other]
Sets interval between
refresh signals to the
SDRAM.
FORMAT:
[
option
]
OPTIONS:
SDRAM Refresh
Auto
[other]
Sets length of DRAM
cycle time in SCLKs.
FORMAT:
[
option
]
OPTIONS:
DRAM Cycle Time (SCLKs)
Auto
[other]
Sets delay time between
RAS and CAS signals of
the DRAM access cycle.
FORMAT:
[
option
]
OPTIONS:
RAS# to CAS# Delay (SCLKs)
Disabled
[other]
Sets type of ICH decode
used.
FORMAT:
[
option
]
OPTIONS:
ICH Positive Decode*
* Optional feature, may not be supported on all Tomcat i815T models
