110 / 172
Copyright © 2019 Toshiba Teli Corpotration, All rights reserved.
http://www.toshiba-teli.co.jp/en/
D4289451A
● GenICam Node
Name
Interface
Length
Byte / [bit]
Access
Description
AntiGlitch
IFloat
4
R/W
Integration time of digital input signal. [sec]
AntiChattering
IFloat
4
R/W
Insensible time of digital input signal. [sec]
● IIDC2 Register
Register
Field
Address
Length
Byte / [bit]
Access
Description
AntiGlitch
Implemented
0x21F3C0
[31]
R
Returns the state whether the function is implemented.
Mult
0x21F3CC
4
R
Absolute Value [sec] = Raw * (Mult / Div)
Div
0x21F3D0
4
R
Min
0x21F3D4
4
R
Returns the minimum value of AntiGlitch period.
Max
0x21F3D8
4
R
Returns the maximum value of AntiGlitch period.
Value
0x21F3DC
4
R/W
Sets the AntiGlitch period.(Raw value)
AntiChattering
Implemented
0x21F3E0
[31]
R
Returns the state whether the function is implemented.
Mult
0x21F3EC
4
R
Absolute Value [sec] = Raw * (Mult / Div)
Div
0x21F3F0
4
R
Min
0x21F3F4
4
R
Returns the minimum value of AntiGlitch period.
Max
0x21F3F8
4
R
Returns the maximum value of AntiGlitch period.
Value
0x21F3FC
4
R/W
Sets the AntiGlitch period.(Raw value)