Table 7-1. Pin Attributes (continued)
PIN NAME
PIN
NO.
TYPE/
DIR
SHUTDOWN
STATE
AFTER
POWER
VOLTAGE
LEVEL
DESCRIPTION
1801
1805
1831
1835
Ground Pins
GND
1
GND
–
v
v
v
v
GND
7
GND
–
v
v
v
v
GND
9
GND
–
v
v
v
v
GND
15
GND
–
v
v
v
v
GND
16
GND
–
v
v
v
v
GND
17
GND
–
v
v
v
v
GND
19
GND
–
v
v
v
v
GND
20
GND
–
v
v
v
v
GND
23
GND
–
v
v
v
v
GND
24
GND
–
v
v
v
v
GND
28
GND
–
v
v
v
v
GND
29
GND
–
v
v
v
v
GND
30
GND
–
v
v
v
v
GND
31
GND
–
v
v
v
v
GND
33
GND
–
v
v
v
v
GND
34
GND
–
v
v
v
v
GND
35
GND
–
v
v
v
v
GND
37
GND
–
v
v
v
v
GND
39
GND
–
v
v
v
v
GND
44
GND
–
v
v
v
v
GND
45
GND
–
v
v
v
v
GND
48
GND
–
v
v
v
v
GND
49
GND
–
v
v
v
v
GND
54
GND
–
v
v
v
v
GND
55
GND
–
v
v
v
v
GND
59
GND
–
v
v
v
v
GND
61
GND
–
v
v
v
v
GND
63
GND
–
v
v
v
v
GND
64
GND
–
v
v
v
v
GND
G1 –
G36
GND
–
v
v
v
v
(1)
PU = pullup; PD = pulldown; Hi-Z = high-impedance
(2)
v = connect; x = no connect
(3)
Host must provide PU using a 10-kΩ resistor for all non-CLK SDIO signals.
WL1801MOD, WL1805MOD, WL1831MOD, WL1835MOD
SWRS152N – JUNE 2013 – REVISED APRIL 2021
8
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: