Test Summary
10
SLLU282A – December 2017 – Revised February 2018
Copyright © 2017–2018, Texas Instruments Incorporated
UCC5390SCD With Isolated Bias Supply
5.3.9
Initial Oscilloscope Settings
lists the initial oscilloscope settings. Because various bandwidth probes are used, it is
recommended to de-skew all channels to minimize delay differences.
Table 5. Initial Oscilloscope Settings
Output
Bandwidth
Probe
Coupling
Vertical Scale
Horizontal
Scale
Measured
Waveforms
Channel 1
≥
50 MHz
TCP202
DC
2 A/div
2 µs/div
Inductor current
Channel 2
≥
200 MHz
THDP020
DC
10 V/div
2 µs/div
Vgs, upper FET
Channel 3
≥
200 MHz
THDP020
DC
200 V/div
2 µs/div
Vds, lower FET
Channel 4
≥
500 MHz
P6139A
DC
10 V/div
2 µs/div
Vgs, lower FET
5.3.10
Bench Setup
This EVM is designed to ensure easy and close connection to the power stage FET or IGBT in the TO-
220 or TO-247 package.
shows an example of how the drive board can be attached and soldered
directly to the power FET terminals.
Figure 4. Soldering UCC5390SCDEVM-010 Board for System Level Evaluation