1 Introduction
The Texas Instruments TPS7A57EVM-056 evaluation module (EVM) helps designers evaluate the operation and
performance of the TPS7A57 LDO voltage regulator. As shown in
, the TPS7A57EVM-056 contains
one TPS7A57 LDO voltage regulator in the RTE package. An optional load transient circuit is also included to
assist the user with high-speed load transient testing.
Table 1-1. Device Information
EVM ORDERABLE NUMBER
V
OUT
PART NAME
PACKAGE
TPS7A57EVM-056
0.5 V to 5.2 V
TPS7A5701RTE
16-pin RTE
2 Setup
This section describes the jumpers and connectors on the EVM, and how to properly connect, set up, and use
the TPS7A57EVM-056.
and
describe the test setup and operation for the TPS7A57
and
describe the test setup and operation of the optional load transient circuit.
2.1 LDO Input and Output Connector Descriptions
2.1.1 VIN and GND
VIN (J9) and GND (J10) are the connection terminals for the input supply. The VIN terminal is the positive
connection, and the GND terminal is the negative (that is, ground) connection.
2.1.2 VOUT and GND
VOUT (J13) and GND (J14) are the connection terminals for the output load. The VOUT terminal is the positive
connection, and the GND terminal is the negative (that is, ground) connection.
2.1.3 J3
J3 is a 6-pin header used to select different output voltage options for the TPS7A57.
The header connects the REF pin to a resistor to set a given output voltage value. The voltage options are 0.5 V,
1.2 V, 1.8 V, 2.5 V, 3.3 V, 5.0 V.
2.1.4 J4 (EN)
J4 (EN) is a 3-pin header used to enable or disable the TPS7A57.
The center pin of the 3-pin header is tied to the TPS7A57 EN input. When the 2-pin shunt is placed across the
bottom two pins of the header, VIN is shorted to EN, and the TPS7A57 is enabled. When the 2-pin shunt is
placed across the top two pins of the header, GND is shorted to EN, and the TPS7A57 is disabled. Alternatively,
the 3-pin header can remain floating. If the 3-pin header is floating, the TPS7A57 remains disabled.
When driving the EN terminal with an off-board supply or signal generator, the applied voltage must be kept
between 0 V and 6.0 V.
2.1.5 J5 (CP_EN)
J5 (CP_EN) is a 3-pin header used to enable or disable the internal charge pump of the TPS7A57.
The center pin of the 3-pin header is tied to the TPS7A57 CP_EN input. When the 2-pin shunt is placed across
the bottom two pins of the header, VIN is shorted to CP_EN, and the internal charge pump is enabled. When the
2-pin shunt is placed across the top two pins of the header, GND is shorted to CP_EN, and the internal charge
pump is disabled.
The CP_EN is shorted to GND as default. Short CP_EN to GND if an external VBIAS is applied.
For more information regarding the use of CP_EN and the internal charge pump, see the
.
Introduction
SBVU075 – APRIL 2022
TPS7A57EVM-056 Evaluation Module
3
Copyright © 2022 Texas Instruments Incorporated
