4 TPS7A57EVM-056 Schematics
and
illustrate schematics for the TPS7A57EVM-056 and the onboard load transient circuit, respectively.
1
0
.0
k
R
4
0
.5
V
0805
10
µ
F
C8
TP S 7A5701RTE
100k
R1
SNS
1210
4.7
µ
F
C9
TP16
TP14
TP6
TP5
1
2
3
J4
5-146128-1
1
2
J1
TP2
47
µ
F
C1
TP3
TP4
PG
Vbias
GND
1
2
3
4
5
6
7
8
9
10
11
12
J3
61031221121
24
.0
k
R
5
1
.2
V
36
.0
k
R
6
1
.8
V
49
.9
k
R
7
2
.5
V
10
0k
R
9
5
.0
V
64
.9
k
R
8
3
.3
V
TP8
IN
1
IN
2
IN
3
IN
4
OUT
9
OUT
10
OUT
11
OUT
12
BIAS
5
CP_EN
15
EN
16
NR/SS
8
PG
14
REF
7
SNS
13
Thermal_Pad
17
GND
6
TPS7A5701RTET
U1
CP_EN
EN
Vbias
Vin
GND
REF
NR
4.7µF
16V
C10
Vout
TP7
2.00M
R2
2.00M
R3
TP1
22µF
10V
C5
6.3V
1uF
C6
10uF
0805
C4
47
µ
F
C2
25V
22uF
C7
1210
25V
22uF
C3
Vin
EN
GND
TP9
1
2
3
J5
5-146128-1
Vin
CP_EN
GND
J9
J 10
J 12
J 11
J 13
J 14
1
2
3
4
5
VIN_SNS1
1
2
3
4
5
VOUT_SNS
GND
TP15
Max Vin= 6.0V
Min Vin= 0.7V
Max Vout=5V
Min Vout=0.5V
J2
Max Iout=5V
1
2
J17
1
2
J16
5.5V
47000µF
C18
Figure 4-1. Schematic
TPS7A57EVM-056 Schematics
SBVU075 – APRIL 2022
TPS7A57EVM-056 Evaluation Module
11
Copyright © 2022 Texas Instruments Incorporated