PGND
2.2uF
C1
PGND
2.2uF
C3
PGND
10uF
C4
PGND
4.7uF
C12
PGND
22uF
C7
PGND
SCL
SDA
10uF
C21
SYS
PGND
1
2
2.2uH
L3
22uF
C29
PGND
10V
1
00nF
C
48
1
0uF
C
47
22uF
C19
PGND
10uF
C22
PWR_EN
USB
VLDO1
BAT
TS
L
1
4.7uF
C2
4.7uF
C10
PGND
52.3k
R3
130k
R5
PGND
PGND
10uF
C43
PGND
L
S
1_O
UT
L
S
2_O
UT
PGND
1
1
2
2
3
3
4
4
S1
nRESET
PGND
PGND
SYS
22uF
C24
PGND
PGND
10uF
C32
PGND
PGND
D5
D4
D3
D2
D1
D10
D9
D8
D7
D6
D15
D14
D13
D12
D11
D20
D19
D18
D17
D16
1
2
18uH
L4
SYS
PGND
PGND
PGND
10uF
C40
PGND
V3P3
P
W
R
_
E
N
8
5
2
9
6
3
10
7
4
1
J8
GPIO7
GPIO6
GPIO5
GPIO4
V3p3
GND
GPIO3
GPIO2
SCL
SDA
SCL
SDA
V3P3
GPIO_PWR_EN
1
1
2
2
3
3
4
4
S2
PB_IN
100nF
C16
PGND
JP34
JP33
4.7uF
C37
V
DCDC1
V
DCDC2
AC
BAT_SENSE
VLDO2
1
2
2.2uH
L1
1
2
2.2uH
L
2
VLDO2
1
VINLDO
2
VLDO1
3
BAT
4
BAT
5
BAT_SENSE
6
SYS
7
SYS
8
PWR_EN
9
AC
10
TS
11
USB
12
W
A
KEUP
1
3
M
U
X_I
N
1
4
N
C
1
5
M
U
X_OUT
1
6
N
C
1
7
V
IO
1
8
V
DCDC1
1
9
L
1
2
0
V
IN
_DCDC1
2
1
V
IN
_DCDC2
2
2
L
2
2
3
V
DCDC2
2
4
PB_IN
25
PGOOD
26
SDA
27
SCL
28
VDCDC3
29
PGND
30
L3
31
VIN_DCDC3
32
ISINK2
33
ISINK1
34
ISET1
35
ISET2
36
L
4
3
7
F
B_W
L
ED
3
8
L
S1_I
N
3
9
L
S1_OUT
4
0
A
GND
4
1
L
S2_I
N
4
2
L
S2_OUT
4
3
R
ESET
4
4
IN
T
4
5
L
DO_PGOOD
4
6
B
YP
A
SS
4
7
IN
T_LDO
4
8
P
P
A
D
4
9
T
PS65217
10K
R26
V3P3
PGND
PGND
S
Y
S
SYS
1
JP39
1
JP42
L
S2_I
N
L
S1_I
N
L
S2_I
N
L
S1_I
N
SYS
VDCDC1
VDCDC2
1
2
3
J3
1
2
3
J2
1
JP9
V3P3
1
2
3
J4
TS
BAT_SENSE
PGND
1
2
3
J1
3
1
2
4
J5
PGND
10K
R13
TP14
MUX_IN
TP16
MUX_OUT
T
P4
6
L
DOPG
TP26
PGOOD
1
2
J6
PGND
JP18
3
1
2
4
J7
4.7K
R2
4.7K
R1
TP28
SCL
TP27
SDA
D21
VDCDC3
PGND
TP19
DCDC1
TP24
DCDC2
TP29
DCDC3
TP12
USB
TP5
BAT
TP10
AC
PGND
TP2
GND
TP3
GND
TP4
GND
TP1
GND
TP45
nINT
TP13
nWAKEUP
JP6
PGND
100K
R9
JP11
10K
R10
75k
R11
PGND
Schematic
www.ti.com
4
SLVU580C – November 2011 – Revised January 2017
Submit Documentation Feedback
Copyright © 2011–2017, Texas Instruments Incorporated
TPS65217 EVM
3
Schematic
spacer
spacer
Figure 2. TPS65217 EVM Schematic
