
Performance Specification Summary
1-3
Introduction
1.2
Performance Specification Summary
A summary of the TPS54973EVM−017 performance specifications is
provided in Table 1−2. Specifications are given for an input voltage of 3.3 V and
an output voltage of 1.8 V unless otherwise specified. The ambient
temperature is 25
°
C for all measurements, unless otherwise noted. The data
presented in Table 1−2 was compiled with no precharge on the output (J3
open, no voltage source present on J4). Using the precharge circuitry on this
EVM requires careful consideration of line and load conditions for proper
operation and may limit the useful operating range of the TPS54973 device.
Table 1−2. TPS54973EVM-017 Performance Specification Summary
Parameters
Test Conditions
Min
Typ
Max
Units
Input voltage range
3.0
3.3
4.0
V
Output voltage set point
1.8
V
Output current range
V
I
= 3 V to 4 V
−9
9
A
Line regulation
I
O
= 4.5 A, V
I
= 3 V to 4 V
±
0.1%
Load regulation
V
I
= 3.3 V, I
O
= 0 to 9 A
±
0.3%
Voltage change
I
O
= 2.25 A to 6.75 A
−50
mV
PK
Load transient
Recovery time
I
O
= 2.25 A to 6.75 A
160
µ
s
Load transient
response
Voltage change
I
O
= 6.75 A to 2.25 A
50
mV
PK
response
Recovery time
I
O
= 6.75 A to 2.25 A
160
µ
s
Loop bandwidth
V
I
= 3 V
65
kHz
Phase margin
V
I
= 3 V
54
_
Loop bandwidth
V
I
= 4 V
80
kHz
Phase margin
V
I
= 4 V
48
_
Input ripple voltage
80
200
mV
PP
Output ripple voltage
6
10
mV
PP
Output rise time
9
ms
Operating frequency
700
kHz
Max efficiency
V
I
= 3.3 V, V
O
= 1.8 V, I
O
= 1.5 A
92%
Содержание TPS54973EVM-017
Страница 1: ...E September 2003 PMP Systems Power User s Guide SLVU091...
Страница 6: ...iv...
Страница 29: ...Layout 3 3 Board Layout Figure 3 2 Internal Layer 2 Figure 3 3 Internal Layer 3...
Страница 30: ...Layout 3 4 Figure 3 4 Bottom Side Layout Figure 3 5 Top Side Assembly...
Страница 31: ...Layout 3 5 Board Layout Figure 3 6 Bottom Layer Assembly...