Texas Instruments MSP53C391, Руководство пользователя

Страница: 103 / 109

MSP53C391, MSP53C392
SLAVE SPEECH SYNTHESIZERS
SPSS024 – NOVEMBER 1999
F–6
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
switching characteristics
PARAMETER TEST CONDITIONS MIN NOM MAX UNIT
tr Rise time, DATA0 – DATA7, DAC VDD = 3.3 V, CL = 100 pF, 10% to 90% 50 ns
tf Fall time, DATA0– DATA7, DAC VDD = 3.3 V, CL = 100 pF, 10% to 90% 50 ns
timing requirements
MIN MAX UNIT
Initialization
tINIT
INIT pulsed low while the MSP53C39x has power applied (see Figure 1)
1
µ
s
tSETUP Delay between rising edge of INIT and device initialization complete 5 ms
Writing (Slave Mode)
tsu1(R/W) Setup time, R/W low before STROB goes low (see Figure 2) 20 ns
tsu(d) Setup time, data valid before STROB goes high (see Figure 2) 100 ns
th1(R/W) Hold time, R/W low after STROB goes high (see Figure 2) 20 ns
th(d) Hold time, data valid after STROB goes high (see Figure 2) 30 ns
tw Pulse duration, STROB low (see Figure 2) 100 ns
tr Rise time, STROB (see Figure 2) 50 ns
tf Fall time, STROB (see Figure 2) 50 ns
Reading (Slave Mode)
tsu2(R/W) Setup time, R/W before STROB goes low (see Figure 3) 20 ns
th2(R/W) Hold time, R/W after STROB goes high (see Figure 3) 20 ns
tdis Output disable time, data valid after STROB goes high (see Figure 3) 0 30 ns
tw Pulse duration, STROB low (see Figure 3) 100 ns
tr Rise time, STROB (see Figure 3) 50 ns
tf Fall time, STROB (see Figure 3) 50 ns
td Delay time for STROB low to data valid (see Figure 3) 50 ns
PARAMETER MEASUREMENT INFORMATION
tINIT
INIT
Figure 1. Initialization Timing Diagram