Bus
Keeper
EN
Direction
0: Input
1: Output
P2SEL.x
1
0
P2DIR.x
P2IN.x
P2IRQ.x
D
EN
Module X IN
1
0
Module X OUT
P2OUT.x
Interrupt
Edge
Select
Q
EN
Set
P2SEL.x
P2IES.x
P2IFG.x
P2IE.x
P2.0/ACLK/A0
P2.2/TA0/A2
1
0
DVSS
DVCC
P2REN.x
ADC10AE0.y
Pad Logic
INCHx = y
To ADC 10
1
MSP430G2744, MSP430G2544, MSP430G2444
www.ti.com
SLAS892C – MARCH 2013 – REVISED SEPTEMBER 2014
6.19.4 Port P2 Pin Schematic: P2.0, P2.2, Input/Output With Schmitt Trigger
Table 6-18. Port P2 (P2.0, P2.2) Pin Functions
CONTROL BITS OR SIGNALS
(1)
Pin Name (P2.x)
x
y
FUNCTION
P2DIR.x
P2SEL.x
ADC10AE0.y
P2.0
(2)
(I/O)
I: 0; O: 1
0
0
P2.0/ACLK/A0
0
0
ACLK
1
1
0
A0
(3)
X
X
1
P2.2
(2)
(I/O)
I: 0; O: 1
0
0
Timer_A3.CCI0B
0
1
0
P2.2/TA0/A2
2
2
Timer_A3.TA0
1
1
0
A2
(3)
X
X
1
(1)
X = Don't care
(2)
Default after reset (PUC, POR)
(3)
Setting the ADC10AE0.y bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying
analog signals.
Copyright © 2013–2014, Texas Instruments Incorporated
Detailed Description
53
Submit Documentation Feedback
Product Folder Links:
MSP430G2744 MSP430G2544 MSP430G2444