4 Power-Supply Connections
Connect the power-supply source and ground to the terminal block labeled
J1
as shown in
.
Alternatively, connect the power-supply source to
TP1
, and connect the ground of the power-supply
TP2
.
Decoupling capacitors and a ferrite bead isolate the EVM power from the LMK1C1104DQF device power pins.
Figure 4-1. Power Supply Connection Locations
The LMK1C1104DFNEVM operates from a single 3.3-V / 2.5-V / 1.8-V supply.
5 Enabling/Disabling the Outputs
The enable pin, 1G, of the LMK1C1104DQF can be controlled using jumper
J3
. Pull 1G to VDD by shunting pins
2 and 3 of J3 to enable the outputs as shown in
. Leave 1G floating or pull to GND to disable the
outputs.
Figure 5-1. J3 Jumper Location
By default, a shunt is placed on pins 2 and 3 to enable the outputs.
Power-Supply Connections
SNAU268 – JUNE 2021
LMK1C1104DQF Low-Additive, Phase-Noise LVCMOS Clock Buffer
Evaluation Board
3
Copyright © 2021 Texas Instruments Incorporated