Texas Instruments LM5123EVM-BST, Руководство пользователя

Страница: 5 / 27

2.1 EVM Characteristics
Table 2-1 details the EVM characteristics.
Table 2-1. EVM Characteristics
Parameter Test Condition MIN TYP MAX UNIT
INPUT VOLTAGE CHARACTERISITCS
Input Voltage Range Operation
8
14 36 V
UVLO voltage levels Turn-off
6
V
Turn-on
7
V
Input Current No load operation, V
IN
= 13.5 V, V
OUT
= 24V, J14 =
Open, UVLO = BIAS, R21 = Open
35 μA
OUTPUT CHARACTERISITICS
Output Voltage V
TRK
= 400 mV 24 V
V
TRK
= 550 mV
33
V
Output Power 200 W
SYSTEM CHARACTERISITCS
Switching Frequency 440 kHz
Full Load Efficiency V
IN
= 14V, V
OUT
= 24 V 97.6 %
2.2 EVM Connectors and Test Points
Section 2.2 describes the connection points of the evaluation module. Table 2-2 to Table 2-4 describe these
connections. Table 2-2 lists the power connections of the evaluation module. These connections are intended to
handle relatively large currents.
Table 2-2. Power Connections
Jumper Pin Description
J1 VIN+ Positive input voltage power for the evaluation module
J2 VOUT+ Positive output voltage power for the evaluation module
J4 GND Negative output voltage power for the evaluation module
J5 VIN- Negative input voltage power for the evaluation module
Table 2-3 lists the EVM jumpers and test points that configure the LM5123-Q1 as desired. These jumpers can
set different modes of operation or provide signals to different pins of the LM5123-Q1.
Table 2-3. Programmable Jumper Connections
Jumper Pins Description Default Connection
J7 Pin 1 to Pin 2 SYNC/DITHER/VH/CP is pulled to VCC through a 1-kΩ resistor
to enable the internal charge pump or enable the VCC hold up
functionality. This connection should not be made if the J10 is
populated
Pin 2 to Pin 3 SYNC/DITHER/VH/CP is pulled to AGND through a 1-kΩ
resistor to disable the internal charge-pump and VCC hold up
functionality
Open If using an external clock synchronization on J10, leave this
jumper open. X
J9 VTRK_D PWM signal applied through a two stage low pass filter to the
TRK pin. R18 must be populated.
J10 Pin 1 to Pin 2 SYNC/DITHER/VH/CP pulled to ground disabling dithering,
internal charge-pump functionality and VCC hold up
functionality. Should not be populated when J7 is populated
between pin 1 and pin 2 X
Open Dithering is enabled. To synchronize to an external clock C33
should be removed.
www.ti.com EVM Setup
SNVU737A – DECEMBER 2020 – REVISED DECEMBER 2021
Submit Document Feedback
LM5123EVM-BST Evaluation Module 5
Copyright © 2021 Texas Instruments Incorporated